

# **FPGA-Based Real-Time 2D FIR Filter Implementation on DE10-Standard Board**

**Bhoomika N S<sup>1</sup>, Navya T S<sup>2</sup>, Neha M N<sup>3</sup>, Pragathi D S<sup>4</sup>, Mr. Pradeep Kumar S K<sup>5</sup>**

Student, Department of Electronics and Communication Engineering<sup>1-4</sup>

Assistant Professor, Department of Electronics and Communication Engineering<sup>5</sup>

Kalpitaru Institute of Technology, Tiptur, India

**Abstract:** *This paper presents the design, implementation, and validation of a 4×4 two-dimensional Finite Impulse Response (2D FIR) filter on an Intel Cyclone V FPGA development board (DE10-Standard). The architecture utilizes Verilog HDL with a pipelined convolution engine and a seven-state finite-state machine (FSM) for streaming data processing. Functional verification through RTL simulation in ModelSim and real-time hardware validation using Intel SignalTap Logic Analyzer confirm correct operation. Synthesis results demonstrate efficient resource utilization (< 5% logic elements, ~5% DSP blocks), timing closure at 108.6 MHz, and sustained throughput of ~10 M pixels/s. Bit-exact matching between simulation and hardware validates the design's correctness. The work demonstrates that FPGA-based 2D FIR filtering meets real-time constraints with minimal resource overhead, providing a scalable foundation for advanced image processing systems.*

**Keywords:** FPGA, 2D FIR filter, convolution, Verilog HDL, Cyclone V, FSM, pipelining, real-time image processing

## **I. INTRODUCTION**

Digital image and signal-processing applications increasingly demand real-time performance, deterministic latency, and efficient resource utilization. Two-dimensional FIR (Finite Impulse Response) filters are fundamental operations in image and video processing, where each output pixel is computed via convolution with a fixed kernel over a neighborhood of input pixels.

The computational intensity of 2D convolution poses challenges for general-purpose processors and digital signal processors (DSPs). Field-Programmable Gate Arrays (FPGAs) provide an attractive alternative by offering reconfigurable logic, embedded multipliers, and on-chip memory for parallel and pipelined architectures. This enables real-time processing with deterministic latency—essential for applications such as medical imaging, industrial vision systems, and embedded camera systems.

This work presents a complete hardware realization of a 4×4 2D FIR filter using Verilog HDL on the Intel Cyclone V SoC (5CSEBA6U23I7N) device integrated in the DE10-Standard development platform. The design is verified through simulation and validated on real hardware using logic analysis tools. The primary objectives are: (1) design an efficient hardware architecture for streaming 2D convolution, (2) implement the design in Verilog HDL targeting the DE10-Standard board, (3) verify correctness through functional simulation, (4) synthesize and analyze resource and timing metrics, and (5) perform on-chip hardware validation.

## **II. PROBLEM STATEMENT**

Traditional 2D FIR filters are computationally intensive and consume high power due to repetitive additions and multiplications, especially when processing high-resolution images in real time. This leads to significant hardware overhead and limits their suitability for embedded or low-power platforms. Therefore, there is a need for an efficient implementation that reduces the arithmetic load, optimizes hardware resource utilization, and still preserves the filtering accuracy required for practical image-processing applications. That allows individuals with limited or no use of their



hands to navigate their environment independently and safely using voice commands, ensuring affordability, accuracy, ease of use, and adaptability to different user needs."

### III. METHODOLOGY

The project follows a systematic FPGA design methodology that begins with the mathematical definition of the 2D FIR filter and ends with real-time verification on hardware. Design considerations: Detail the chosen components and justification, such as selecting the Arduino for its Wi-Fi and Bluetooth capabilities and the L298N motor driver for controlling DC motors.

#### Algorithm Development

The 2D FIR filtering operation is defined as a convolution between a  $4 \times 4$  coefficient kernel and a corresponding  $4 \times 4$  pixel window from the input image. The convolution produces a single output pixel, and the window slides across the image to generate the filtered output.

#### RTL design in Verilog

The algorithm is mapped to hardware by describing the system in Verilog HDL as a set of modules: input buffer, coefficient memory, convolution engine, FSM-based controller, and output memory, all integrated in a top-level fir\_system module

#### Simulation and verification (ModelSim)

An RTL testbench (tb\_fir\_system) is created to generate clock, reset, and start stimuli, observe FSM state transitions, and compare output\_ram contents with expected convolution results using ModelSim Intel FPGA Edition.


#### Synthesis and implementation (Quartus Prime)

The verified RTL is compiled in Intel Quartus Prime Lite; synthesis, fitting, and timing analysis are performed to generate the .sof configuration file and obtain resource utilization and Fmax reports for the Cyclone V device on the DE10-Standard board

#### Hardware testing and debugging (SignalTap)

The .sof file is downloaded to the DE10-Standard via USB-Blaster II, and Intel SignalTap Logic Analyzer is used to capture internal signals such as current\_state, row\_counter, col\_counter, and filter\_result to confirm correct real-time behavior and measure effective throughput and latency.

### IV. HARDWARE COMPONENTS



### DE10-Standard FPGA Development Board

The DE10-Standard board provides a Cyclone V SoC FPGA with embedded DSP blocks, memory resources, and JTAG debugging support. It serves as the hardware platform for implementing the proposed design.

### Cyclone V FPGA


The Cyclone V FPGA offers logic elements, DSP blocks, and embedded memory blocks that are effectively utilized to implement the pipelined 2D FIR filter architecture.

### On-Chip Memory


Internal RAM blocks are used to store filter coefficients, input image data, and output results, ensuring low-latency memory access.

## V. CIRCUIT DIAGRAM

### System Architecture




### FSM control



The system architecture consists of an input buffer that forms a 4×4 sliding window of image pixels, a coefficient memory holding fixed kernel values, and a convolution engine performing parallel multiply-accumulate operations. An FSM controller coordinates data loading, computation, and output storage. The pipelined design enables continuous processing of input data with improved throughput.



## VI. RESULTS



Functional simulation confirms correct FSM operation and accurate convolution outputs. Synthesis results indicate successful timing closure with a maximum operating frequency of approximately 108 MHz. The design is tested at 50 MHz, achieving stable real-time operation. Hardware validation using SignalTap shows that the output signal aligns correctly with the write state of the FSM. The measured throughput is approximately 10 million pixels per second, demonstrating efficient real-time performance with low resource utilization.

## VII. CONCLUSION

This paper presented the design and implementation of a real-time  $4 \times 4$  2D FIR filter on an FPGA platform using Verilog HDL. The proposed architecture leverages parallel processing, pipelining, and FSM-based control to achieve deterministic real-time performance. Functional simulation and hardware validation confirm the correctness of the design.

The results demonstrate that FPGA-based implementations are well suited for real-time image processing applications requiring high throughput and efficient resource utilization. Future work includes extending the design to support larger kernel sizes and multi-channel image processing.

## VIII. ACKNOWLEDGMENT

The authors would like to express their sincere gratitude to the faculty members and mentors for their valuable guidance and continuous support throughout this project. The authors also thank their teammates for their cooperation and contributions during the design, implementation, and testing phases of this work.

## REFERENCES

- [1]. Licciardo, G. D., Carbone, R., & Fortunati, G. (2017). *Design of a Convolutional Two-Dimensional Filter in FPGA for Image Processing Applications*. Computers, 6(2), 19. MDPI. <https://doi.org/10.3390/computers6020019>
- [2]. Di Carlo, S., et al. (2013). *An Area-Efficient 2-D Convolution Implementation on FPGA for Space Applications*. In Proc. IEEE Aerospace Conf.
- [3]. Sreenivasulu, T. M., & Meenpal, T. (2019). *Efficient Hardware Implementation of 2D Convolution on FPGA for Image Processing Application*. Proc. IEEE ICECCT 2019. <https://doi.org/10.1109/ICECCT.2019.8869347>
- [4]. Ramesh, A. V., et al. (2020). *Implementation and Design of FIR Filters Using Verilog HDL and FPGA*. Proc. ICETET 2020. <https://ieeexplore.ieee.org/document/9233739>



- [5]. Ch, P. C., et al. (2023). *Implementation of Distributed Arithmetic-Based Symmetrical 2-D FIR Filter Using Block Processing*. Electronics, 12(6), 1374. MDPI. <https://doi.org/10.3390/electronics12061374>
- [6]. Kumm, M. (2013). *FIR Filter Optimization for Video Processing on FPGAs*. EURASIP Journal on Advances in Signal Processing, 2013(111). SpringerOpen. <https://doi.org/10.1186/1687-6180-2013-111>.
- [7]. Churchil Singh, T., & Manoj Kumar. (2022). *Design of Two-Dimensional Pipelined and Parallel FIR Filter Architectures*. IJITEE, 11(5), 45-51.

