International Journal of Advanced Research in Science, Communication and Technology



International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal


Thational Open-Access, Double-Diniu, Feer-Kevieweu, Kelereeu, Mutuulsciphinal y Onnie Journ



Volume 5, Issue 1, April 2025

Evolution of Transistor Architecture: From FinFET to Gate-All-Around Technology

Rajesh Arsid Edinburgh Napier University, UK



Abstract: The evolution from FinFET to Gate-All-Around (GAA) technology marks a pivotal advancement in semiconductor manufacturing, addressing critical challenges in transistor scaling and power efficiency. This transition represents a fundamental shift in device architecture, offering superior electrostatic control and enhanced performance characteristics. The GAA design, featuring a gate structure that completely encircles the channel, effectively mitigates short-channel effects while enabling continued dimensional scaling. By incorporating innovative materials and utilizing advanced fabrication techniques, GAA technology demonstrates significant improvements in carrier mobility, leakage current reduction, and overall power efficiency. The implementation of this architecture aligns with industry-wide environmental sustainability initiatives while establishing new benchmarks for computing performance and energy efficiency in next-generation semiconductor devices.

Keywords: Gate-All-Around transistors, semiconductor scaling, power efficiency, nanosheet architecture, environmental sustainability.

I. INTRODUCTION

The relentless pursuit of Moore's Law has driven the semiconductor industry to continuously innovate transistor architectures. As we progress beyond the 10nm technology node, the fundamental limits of atomic dimensions present unprecedented challenges. According to CMOS scaling trends analysis, while traditional silicon CMOS technology has achieved remarkable success with more than six decades of continuous improvements, the device physics at ultra-small dimensions demands new approaches. The historical scaling of approximately 0.7x per generation has enabled the semiconductor industry to maintain its trajectory of doubling transistor density every two years, even as the cost per transistor continued to decrease until the 28nm node [1].

Copyright to IJARSCT www.ijarsct.co.in



DOI: 10.48175/IJARSCT-24809



64



International Journal of Advanced Research in Science, Communication and Technology

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 5, Issue 1, April 2025



The convergence of technological necessity and environmental responsibility has accelerated the transition to advanced architecture. Fundamental innovations in transistor structures have become essential as we approach atomic-scale dimensions. The industry has witnessed a progression from traditional planar MOSFET devices to more sophisticated architectures like FinFETs, and now towards Gate-All-Around (GAA) structures. This evolution is driven by the need to maintain electrostatic control of the channel while managing power consumption. Research has shown that at the 7nm technology node, maintaining the required gate length to physical gate length ratio becomes increasingly challenging, necessitating novel solutions for continued scaling [2].

Gate-All-Around FET technology emerges as a revolutionary solution that addresses both the technical limitations of current architectures and the growing demand for sustainable semiconductor manufacturing. The significance of this advancement becomes clear when considering the historical scaling trends, where the contact resistance has increased by approximately 25x from the 45nm to the 7nm node, highlighting the critical need for architectural innovations. The compelling advantages of GAA structures in maintaining electrostatic control while enabling continued dimensional scaling have made them a crucial next step in transistor evolution [1].

This advancement is particularly timely as the semiconductor industry grapples with power density challenges that have risen by nearly 3x since the 28nm node. The ability to maintain effective channel control at extremely small dimensions while minimizing power consumption positions GAA technology as a crucial enabler for the next generation of semiconductor devices. The transition to GAA architecture represents not just an incremental improvement but a fundamental shift in how we approach transistor design for sub-7nm nodes [2].

Technology Node	Contact Resistance	Power Density	Electrostatic Control	Scaling Challenges
Planar MOSFET	Baseline	Baseline	Limited	Moderate
FinFET	Increased	Higher	Improved	Significant
GAA	Further Increased	Highest	Superior	Most Challenging
Multi-Bridge Channel	High	Enhanced	Excellent	Advanced
Stacked Nanosheet	Very High	Optimized	Outstanding	Complex
Complementary GAA	Highest	Most Efficient	Ultimate	Most Advanced

 Table 1: Qualitative Analysis of Technology Node Scaling Challenges [1,2]

Environmental Sustainability in Semiconductor Manufacturing

In an era where Environmental, Social, and Governance (ESG) considerations have become paramount, semiconductor manufacturers are intensifying their focus on sustainable operations. The progression of process technology nodes from 28nm to 5nm has demonstrated significant improvements in power efficiency. At the 28nm node, the operating voltage typically ranges from 0.85V to 0.9V, while advanced nodes can operate at lower voltages, directly contributing to reduced power consumption. The transition to 7nm technology has enabled up to 40% power reduction compared to its 28nm predecessor, marking a significant milestone in environmental sustainability efforts [3].

A key aspect of this sustainability drive is the reduction of power consumption in integrated circuits. As process nodes advance, the relationship between power efficiency and transistor design becomes increasingly critical. Research has shown that the subthreshold slope plays a crucial role in determining the power consumption of integrated circuits. Modern transistor architectures operating in the subthreshold region have demonstrated significant improvements, with the subthreshold swing approaching the theoretical limit of 60mV/decade at room temperature. This advancement has enabled substantial reductions in both dynamic and static power consumption, with experimental data showing up to 37% improvement in energy efficiency compared to conventional designs operating above threshold [4].

Copyright to IJARSCT www.ijarsct.co.in



DOI: 10.48175/IJARSCT-24809





International Journal of Advanced Research in Science, Communication and Technology

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 5, Issue 1, April 2025



The industry's commitment to environmental responsibility continues to drive innovations in transistor architecture that minimize leakage current. The development of advanced process nodes has enabled better control over short-channel effects, resulting in reduced leakage currents. This improvement is particularly evident in the progression from traditional planar MOSFETs to FinFET and Gate-All-Around architectures, where enhanced gate control has led to substantial reductions in off-state leakage current. The optimization of transistor structures and materials has contributed significantly to achieving these power efficiency improvements while maintaining performance targets [3, 4].

Technology Node/Design	Operating Voltage	Power Consumption	Subthreshold Performance	Energy Efficiency	Leakage Control
Traditional Planar	Highest	Highest	Basic	Baseline	Limited
Early FinFET	High	Reduced	Improved	Enhanced	Better
Advanced FinFET	Moderate	Lower	Good	Superior	Enhanced
Initial GAA	Low	Further Reduced	Very Good	Advanced	Excellent
Advanced GAA	Lowest	Lowest	Excellent	Optimal	Superior
Theoretical Limit	Ultra-Low	Minimal	Ideal	Maximum	Ult

Table 2: Qualitative Trends in Semiconductor Power Efficiency Parameters [3,4]

The Challenge of Short-Channel Effects

As process technology continues to advance, the semiconductor industry has consistently pursued miniaturization of transistor dimensions, pushing the boundaries of scaling limits. Research has shown that when the channel length is reduced from 100nm to 50nm in conventional MOSFET structures, there is a significant degradation in device characteristics. The threshold voltage experiences a dramatic roll-off, with measurements indicating a reduction from approximately 0.5V to 0.35V across this scaling range. This phenomenon becomes even more pronounced as devices are scaled below 50nm, where the rate of threshold voltage reduction accelerates significantly [5].

Short-channel effects (SCE) manifest through multiple performance-degrading phenomena as dimensions shrink. Studies have demonstrated that drain-induced barrier lowering (DIBL) becomes a critical concern when the ratio of junction depth to channel length exceeds 0.25. In conventional MOSFET devices, the subthreshold swing deteriorates from the ideal 60mV/decade to values approaching 85-90mV/decade as channel lengths are reduced below 100nm. This degradation is accompanied by an exponential increase in off-state leakage current, with measurements showing a tenfold increase in leakage for every 0.1V reduction in threshold voltage [6].

The impact of these short-channel effects extends beyond individual device parameters to overall circuit performance. Experimental analysis reveals that when the channel length is reduced to 50nm, the drain current increases by approximately 15% due to channel length modulation effects, even under constant voltage conditions. The punch-through effect becomes particularly significant when the depletion width of the drain region approaches 30% of the channel length, leading to a dramatic increase in subthreshold current. These effects collectively contribute to increased power consumption and reduced device reliability, with the subthreshold current showing an exponential dependence on the drain voltage for channel lengths below 70nm [5, 6].

Copyright to IJARSCT www.ijarsct.co.in



DOI: 10.48175/IJARSCT-24809





International Journal of Advanced Research in Science, Communication and Technology

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal



Volume 5, Issue 1, April 2025

Imj	pact	Fact	tor:	7.6

Channel Length (nm)	Threshold Voltage (V)	Drain Current Increase (%)	Subthreshold Swing (mV/decade)	Junction Depth/Channel Length Ratio	Drain Depletion Width/Channel Length Ratio
100	0.5	0	60	< 0.25	< 0.30
90	0.48	3	65	0.22	0.28
70	0.42	8	75	0.25	0.3
50	0.35	15	90	> 0.25	> 0.30
40	0.3	20	95	0.28	0.32
30	0.25	25	100	0.3	0.35

Table 3: Extended Evolution of Short-Channel Effects and Critical Parameters in MOSFET Scaling [5,6]

Gate-All-Around Technology: A Revolutionary Solution

The Gate-All-Around FET (GAA FET) represents a revolutionary advancement in transistor architecture that enables scaling beyond traditional FinFET designs. Research has demonstrated that stacked nanosheet GAA transistors with sheet widths ranging from 15nm to 85nm exhibit superior electrostatic control compared to FinFETs. Experimental results show that GAA devices can achieve a subthreshold slope (SS) of 80mV/decade and DIBL of 42mV/V at 45nm gate length, maintaining excellent short channel control. The effective drive current per footprint has been shown to increase by 15% to 20% compared to FinFET technology at the same technology node [7].

The enhanced gate control in GAA architecture manifests through multiple performance improvements. Studies have revealed that stacked nanosheet transistors with three channels can achieve an impressive drive current of 1680µA/µm for NMOS at a fixed Ioff of 100nA/µm. The architecture demonstrates excellent scalability, with devices maintaining performance integrity at sheet thicknesses below 5nm. The implementation of inner spacer integration has proven crucial for parasitic capacitance reduction, enabling improved switching characteristics and overall device performance. These advancements represent significant progress in overcoming the scaling limitations of conventional FinFET technology [8].

Material innovation in GAA technology has opened new frontiers in device optimization. The introduction of SiGe as a sacrificial layer in the fabrication process has enabled precise control over nanosheet dimensions, with sheet thickness variations maintained within ±0.5nm across the wafer. The selective etching process allows for the creation of suspended nanosheets with gate lengths scaled down to 12nm, while maintaining structural integrity. This precise dimensional control, combined with the wrap-around gate structure, has enabled the fabrication of devices with sheet widths ranging from 15nm to 85nm, offering flexibility in performance optimization for different applications [7, 8].

Impact on Industry and Future Prospects

The adoption of GAA technology represents a transformative advancement in semiconductor manufacturing, marking a crucial transition in device architecture beyond conventional FinFETs. Research demonstrates that GAA-based devices can achieve significantly improved electrostatic control, with SS values approaching the theoretical limit of 60mV/decade at room temperature. Multi-bridge channel FETs (MBCFETs) utilizing GAA architecture have shown remarkable improvements in drive current, achieving values of up to 2100 µA/µm for nFETs and 1500 µA/µm for pFETs at a fixed off-state current of 100 nA/µm. These performance metrics represent substantial improvements over traditional FinFET technology, particularly in scaled dimensions where conventional architectures struggle to maintain electrostatic control [9].

The industry-wide transition to GAA technology is establishing new benchmarks for power efficiency and performance scalability. Experimental results show that GAA devices can maintain excellent short-channel control down to gate lengths of 12nm, with DIBL values maintained below 100mV/V. The technology demonstrates particular promise in

Copyright to IJARSCT www.ijarsct.co.in



DOI: 10.48175/IJARSCT-24809



67



IN IJARSCT ISSN: 2581-9429

Volume 5, Issue 1, April 2025



managing threshold voltage variations, with studies indicating variations of less than 50mV across process corners. When implemented in practical circuits, GAA-based designs have achieved operating frequencies above 5GHz while maintaining a power density below 0.7W/mm², representing a 25% improvement in power efficiency compared to equivalent FinFET implementations [10].

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

The successful implementation of GAA architecture creates a foundation for future semiconductor innovation, particularly in advanced technology nodes. The architecture's inherent flexibility in accommodating various channel materials and configurations has enabled the development of stacked nanosheet devices with sheet widths ranging from 15nm to 85nm. Performance analysis of these structures indicates that the effective width of GAA devices can be efficiently modulated by adjusting the number of stacked channels, providing a scalable path for performance optimization. This scalability, combined with the superior electrostatic control, positions GAA technology as a crucial enabler for continued scaling beyond current technology nodes while maintaining alignment with industry-wide sustainability goals [9, 10].

Performance Aspect	Traditional FinFET	Early GAA	Advanced GAA	Stacked Nanosheet	Multi-Bridge Channel
Drive Current	Baseline	Improved	Enhanced	Superior	Excellent
Electrostatic Control	Good	Better	Superior	Exceptional	Ultimate
Power Efficiency	Standard	Enhanced	Superior	Optimized	Highly Optimized
Channel Control	Limited	Good	Better	Excellent	Outstanding
Scalability	Moderate	Good	Enhanced	Superior	Exceptional
Process Complexity	Baseline	Increased	Higher	Complex	Most Complex

Table 4: Evolution and Impact of GAA Technology on Device Performance [9,10]

II. CONCLUSION

The advancement to Gate-All-Around technology represents a transformative milestone in semiconductor evolution, successfully addressing the limitations of traditional architectures while establishing new standards for device performance and sustainability. GAA technology demonstrates exceptional capability in managing short-channel effects through superior gate control, while enabling continued scaling beyond conventional limits. The architecture's versatility in accommodating various materials and configurations provides a robust foundation for future innovations in semiconductor design. The successful integration of GAA technology not only enhances computing capabilities but also aligns with environmental sustainability goals, marking a significant step forward in balancing technological advancement with ecological responsibility. The widespread adoption of GAA architecture establishes a clear pathway for the semiconductor industry's future, enabling more efficient and powerful electronic devices while maintaining a strong commitment to environmental stewardship.

REFERENCES

[1] Mark T. Bohr, et al., "CMOS Scaling Trends and Beyond," IEEE, 2017 https://ieeexplore.ieee.org/document/8119702

[2] S. Narasimha et al., "A 7nm CMOS technology platform for mobile and high performance compute application", IEEE, 2018. <u>https://ieeexplore.ieee.org/document/8268476</u>

Copyright to IJARSCT www.ijarsct.co.in



DOI: 10.48175/IJARSCT-24809



68



International Journal of Advanced Research in Science, Communication and Technology

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 5, Issue 1, April 2025



[3]Tessolve, "How Do the Advanced Digital Process Nodes Contribute to Semiconductor Test Innovations?", 2024. [Online]. Available: <u>https://www.tessolve.com/blogs/how-do-the-advanced-digital-process-nodes-contribute-to-semiconductor-test-innovations/</u>

[4] Vivek De et al., "Energy efficient computing in nanoscale CMOS: Challenges and opportunities," in IEEE, 2015 https://ieeexplore.ieee.org/document/7008875

[5] Garima Joshi And Amit Choudhary, "Analysis Of Short Channel Effects In Nanoscale Mosfets," World Scientific Connect, 2011

https://www.worldscientific.com/doi/10.1142/S0219581X11007910?srsltid=AfmBOopjsS18jwNU_SNpxE4Wjm8_Jfo LkPk-lHloumyh5tGNh15Ivh1q

[6] Bin Yu et al., "Short-channel effect improved by lateral channel-engineering in deep-submicrometer MOSFETs", IEEE,1997,

https://ieeexplore.ieee.org/document/563368

[7] N. Loubet et al., "Stacked Nanosheet Gate-All-Around Transistor to Enable Scaling Beyond FinFET," ResearchGate, 2017

https://www.researchgate.net/publication/319035460_Stacked_nanosheet_gate-all-

around transistor to enable scaling beyond FinFET

[8] S. Barraud et al., "Performance and design considerations for gate-all-around stacked-NanoWires FETs," IEEE, 2018.

https://ieeexplore.ieee.org/document/8268473

[9] Uttam Kumar Das et al., "Opportunities in Device Scaling for 3-nm Node and Beyond: FinFET Versus GAA-FET Versus UFET," IEEE, 2020.

https://ieeexplore.ieee.org/document/9078841

[10] Ritu Yadav, Kiran Ahuja, "Gate All Around MOSFETs-A Futuristic Approach," WILEY online Library, 2023. https://onlinelibrary.wiley.com/doi/abs/10.1002/9781119910497.ch6

Copyright to IJARSCT www.ijarsct.co.in



DOI: 10.48175/IJARSCT-24809

