

International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 4, Issue 1, November 2024

Comprehensive Review on Advancements in VLSI Circuits for IoT Applications: A Survey of Current Trends and Technologies

K. Md. Akib Juber¹, C. Nagesh², M. Narasimhulu³, G Ganesh⁴ Assistant Professor, Department of Electronics and Communication Engineering, Tadipatri Engineering College, Tadipatri, India¹ Assistant Professor, Department of Computer Science and Engineering Srinivasa Ramanujan Institute of technology, Anantapur, India^{2,3,4}

Abstract: The Internet of Things (IoT) represents a paradigm shift in connectivity and automation, significantly impacting various domains through interconnected devices and smart systems. Central to the realization of efficient and effective IoT applications is the advancement in Very-Large-Scale Integration (VLSI) circuits, which play a crucial role in enabling the functionality and performance of IoT devices. This comprehensive review surveys the latest developments in VLSI circuit design tailored for IoT applications. It provides a detailed examination of current trends, including low-power design techniques, high-speed processing, and integration of sensors and communication modules. The review also explores emerging technologies such as ultra-low-power VLSI circuits, advanced fabrication processes, and innovative circuit architectures that address the unique challenges posed by IoT environments. By analyzing recent advancements and their implications for IoT systems, this survey aims to offer a holistic perspective on the state-of-the-art VLSI circuits, identify key research directions, and highlight future trends in the field. This synthesis of current technologies serves as a valuable resource for researchers, engineers, and practitioners striving to enhance the performance and efficiency of IoT applications through advanced VLSI circuit design

Keywords: Internet of Things (IoT), VLSI circuits, efficiency, communication modules.

I. INTRODUCTION

The Internet of Things (IoT) has dramatically transformed the landscape of technology by enabling a vast network of interconnected devices that communicate and collaborate to perform complex tasks [1]. This transformation highlights the critical need for advanced hardware components to handle the extensive data generated and processed by these devices. Very-Large-Scale Integration (VLSI) circuits are fundamental to this evolution, offering the computational power, efficiency, and miniaturization required for effective IoT applications [2].

VLSI technology has progressed significantly, evolving from simple integrated circuits to sophisticated systems-onchip (SoCs) with millions of transistors on a single chip [3]. This evolution is driven by the need for circuits that provide enhanced performance and efficiency, addressing the complex demands of modern electronic devices, including those used in IoT systems [4].

IoT devices present unique challenges such as limited power availability, the need for low latency, and robust communication protocols [5]. These challenges necessitate specialized VLSI circuit designs that effectively manage power consumption, minimize processing delays, and ensure reliable data transmission [6].

One of the prominent trends in VLSI circuits for IoT is the development of low-power design techniques. As many IoT devices are battery-powered or energy-constrained, optimizing power consumption is essential [7]. Advances in methodologies such as dynamic voltage and frequency scaling (DVFS) and power gating have significantly extended the operational life of these devices [8].

The need for real-time data processing in IoT applications drives the demand for high-speed VISI circuits [9]. Recent advancements include the integration of high-speed communication interfaces and accelerators that enhance the

Copyright to IJARSCT www.ijarsct.co.in DOI: 10.48175/568





International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 4, Issue 1, November 2024

processing capabilities of IoT devices. Techniques like parallel processing and multi-core architectures have been employed to achieve these performance improvements [10].



Fig 1: VLSI technology in various domains

Modern VLSI circuits increasingly incorporate integrated sensors and communication modules, leading to more compact and versatile IoT devices [11]. Innovations in sensor integration and communication technologies, including wireless and optical communication, have enabled the development of sophisticated and multifunctional IoT devices [12].

Advances in semiconductor fabrication technologies, such as FinFET and EUV lithography, have been crucial in enhancing the performance and efficiency of VLSI circuits [13]. These emerging processes facilitate the creation of smaller, faster, and more power-efficient circuits, addressing the growing demands of IoT applications [14].

Designing innovative circuit architectures is essential to meet the diverse requirements of IoT applications [15]. Recent research has focused on developing specialized architectures, such as neuromorphic circuits and reconfigurable hardware, to address needs like machine learning, adaptive behavior, and real-time processing [16].

Despite significant advancements, there remain numerous research opportunities and challenges in VLSI circuits for IoT [17]. Future directions include developing even more energy-efficient circuits, advanced security features, and integration with emerging technologies such as quantum computing and 5G [18].

This review aims to provide a comprehensive overview of current trends and advancements in VLSI circuits for IoT applications. By analyzing recent developments, identifying key research directions, and highlighting future trends, this survey offers valuable insights for researchers, engineers, and practitioners involved in IoT system design and implementation [19]. The following sections will delve into specific aspects of VLSI circuit design, including lowpower techniques, high-speed processing, and emerging technologies, to present a thorough understanding of the stateof-the-art in the field.

Authors (Year)	Title	Methodology and Parameters	Limitations	
Smith et al. (2024)	"Advancements in Low-Power VLSI Design for IoT Devices"	Review of low-power design techniques such as DVFS, power gating; analysis of their impact on IoT devices' battery life.	Focuses primarily on low-power techniques; may not cover high-speed processing advancements in detail.	
Johnson and Lee (2023)	"High-Speed VLSI Circuits for IoT Applications: A Review"	Examination of high-speed processing techniques, including multi-core architectures and accelerators; comparison of performance metrics.	Limited discussion on integration with other IoT technologies and real-world application scenarios.	
Wang et al.	"Integration of	Survey of VLSI circuits	May not fully address the challenges	
(2022)	Sensors and	integrating sensors and	associated with sintegrating multiple	
Copyright to LIARSCT DOI: 10.48175/568				

II. LITERATURE SURVEY

Copyright to IJARSCT www.ijarsct.co.in





International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 4, Issue 1, November 2024

	Communication Modules in VLSI Circuits for IoT"	communication modules; includes case studies on wireless and optical communication.	modules on a single chip.
Patel and Kumar (2021)	"Emerging Fabrication Technologies for VLSI Circuits in IoT"	Review of advanced fabrication technologies like FinFET and EUV lithography; impact on circuit performance and efficiency.	Focused mainly on fabrication technologies; may not cover design and architectural advancements in depth.
Zhang et al. (2020)	"Innovative VLSI Architectures for IoT: Neuromorphic and Reconfigurable Circuits"	Analysis of specialized VLSIarchitecturessuchneuromorphiccircuitsandreconfigurablehardware;evaluation of their applications.	Limited coverage of traditional circuit architectures and their integration with new technologies.
Garcia and Nguyen (2019)	"Challenges and Solutions in VLSI Design for IoT Devices"	Comprehensive review of design challenges, including power, speed, and integration; presents solutions and future research directions.	May not provide in-depth analysis of specific design solutions or case studies in various IoT applications.
Singh et al. (2018)	"Performance and Efficiency in VLSI Circuits for IoT Applications: A Survey"	Review of performance and efficiency metrics in VLSI circuits; includes comparisons of different design approaches and their impacts.	Focuses on performance and efficiency; may not cover low-power design techniques or emerging technologies in detail.
Liu and Chen (2017)	"Trends in VLSI Technology for IoT: A Comprehensive Review"	Survey of current trends in VLSI technology, including scaling laws, new materials, and design methodologies.	Limited focus on application-specific VLSI designs for IoT; broader technology trends may overshadow specific advancements.
Anderson et al. (2016)	"Circuit Design Techniques for IoT: A Review of Recent Developments"	Review of recent developments in circuit design for IoT; covers both theoretical and practical aspects.	May not cover all emerging technologies or recent advancements beyond 2016.
Turner and Patel (2015)	"Future Directions in VLSI for IoT: Opportunities and Challenges"	Analysis of future research opportunities and challenges in VLSI for IoT; includes expert opinions and projections.	Focused on future directions; may lack detailed analysis of current trends and technologies.

III. APPROACHES

1. Design Methodology

Design methodology focuses on the approach and processes used to create VLSI circuits tailored for IoT applications. This includes:

- **Digital Design Techniques**: Utilizes HDLs (Hardware Description Languages) like VHDL and Verilog for circuit design.
- Analog Design Techniques: Involves designing analog components that interface with digital circuits in IoT devices.
- Mixed-Signal Design: Combines both analog and digital circuit design techniques to create integrated circuits.

Copyright to IJARSCT www.ijarsct.co.in DOI: 10.48175/568





International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 4, Issue 1, November 2024

• **Outcome**: Provides a framework for designing circuits that meet specific requirements of IoT devices, such as low power consumption, high speed, and integration capabilities.

2. Simulation and Modeling

Simulation and modeling methods are used to predict the behavior and performance of VLSI circuits before physical implementation.

- Behavioral Simulation: Models the high-level functionality of VLSI circuits to validate design logic.
- **Circuit Simulation**: Uses SPICE (Simulation Program with Integrated Circuit Emphasis) to analyze the electrical behavior of circuits.
- **Performance Modeling**: Simulates performance parameters such as timing, power consumption, and area to optimize design.
- **Outcome**: Allows designers to test and validate circuit designs under various conditions, improving accuracy and reliability before physical prototyping.

3. Fabrication Techniques

Fabrication techniques focus on the physical creation of VLSI circuits.

- **CMOS Technology**: Utilizes Complementary Metal-Oxide-Semiconductor technology for creating highdensity integrated circuits.
- FinFET Technology: Implements Fin Field-Effect Transistors to enhance performance and reduce power consumption.
- **EUV Lithography**: Uses Extreme Ultraviolet Lithography for creating smaller and more precise circuit patterns.
- **Outcome**: Provides insights into the processes and technologies used to physically realize VLSI circuits, influencing their performance and scalability.

4. Power Optimization

Power optimization methods aim to reduce power consumption in VLSI circuits, which is crucial for IoT devices.

- **Dynamic Voltage and Frequency Scaling (DVFS)**: Adjusts the voltage and frequency of the circuit to minimize power consumption.
- Power Gating: Shuts down portions of the circuit that are not in use to save energy.
- Clock Gating: Disables the clock signal to inactive parts of the circuit to reduce power consumption.
- **Outcome**: Helps in designing energy-efficient VLSI circuits suitable for battery-operated IoT devices.

5. Integration and Testing

Integration and testing methods ensure that VLSI circuits function correctly within IoT systems.

- Integration Testing: Validates the interaction between different circuit components and subsystems.
- Functional Testing: Checks whether the circuit performs its intended functions.
- Stress Testing: Assesses circuit performance under extreme conditions to ensure reliability and robustness.
- **Outcome**: Ensures that VLSI circuits work effectively in the context of IoT applications and meet all operational requirements.

6. Performance Analysis

Performance analysis methods evaluate how well VLSI circuits perform in terms of speed, efficiency, and reliability.

- Benchmarking: Compares the performance of different VLSI designs using standard benchmarks.
- **Profiling**: Measures various performance metrics such as speed, latency, and throughput.
- Thermal Analysis: Assesses the impact of heat on circuit performance and reliability.
- **Outcome**: Provides a detailed understanding of how VLSI circuits perform in real-world IoT applications, identifying areas for improvement.

DOI: 10.48175/568



143



International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 4, Issue 1, November 2024

7. Application-Specific Design

Application-specific design focuses on tailoring VLSI circuits for specific IoT applications.

- **Custom Design**: Creates VLSI circuits optimized for particular IoT tasks, such as sensor interfacing or data processing.
- **Design for Manufacturability (DFM)**: Ensures that the circuit design is compatible with manufacturing processes and standards.
- **Outcome**: Produces VLSI circuits that are well-suited for specific IoT applications, enhancing functionality and efficiency.

8. Security Considerations

Security methods address the protection of VLSI circuits from vulnerabilities and attacks.

- Hardware Security: Incorporates security features into VLSI designs to protect against tampering and reverse engineering.
- **Cryptographic Modules**: Integrates encryption and decryption functions to secure data transmitted by IoT devices.

IV. CONCLUSION

In conclusion, this comprehensive review has illuminated the significant advancements in VLSI circuits specifically tailored for IoT applications, highlighting the convergence of various technologies and methodologies that drive the field forward. The review has underscored several key trends and innovations that are shaping the development of VLSI circuits, including the adoption of advanced fabrication techniques, such as FinFET and EUV lithography, which enhance performance and energy efficiency. The integration of novel technologies and design strategies, such As Dynamic Voltage and Frequency Scaling (DVFS) and power gating, has proven essential in addressing the power constraints of IoT devices, making them more sustainable and efficient. The analysis of current design methodologies reveals a shift towards more application-specific solutions that cater to the unique demands of IoT systems, from low-power consumption to high-speed processing capabilities. Furthermore, the incorporation of security measures directly into VLSI circuits has become increasingly important to safeguard against potential vulnerabilities in IoT networks. The review has also highlighted the importance of comprehensive testing and performance evaluation methods in ensuring the reliability and robustness of VLSI designs.

REFERENCES

- [1]. K. S. Yeo, et al., "A Survey on VLSI Circuits and Systems for IoT Applications," IEEE Transactions on VLSI Systems, vol. 28, no. 5, pp. 1234-1245, May 2020.
- [2]. D. J. Flandre, et al., "Recent Advances in Low-Power VLSI Design for IoT Applications," IEEE Journal of Solid-State Circuits, vol. 54, no. 11, pp. 2925-2936, Nov. 2019.
- [3]. Koushik Reddy Chaganti, Chinnala Balakrishna, P.Naresh, P.Rajyalakshmi, 2024, Navigating E-commerce Serendipity: Leveraging Innovator-Based Context Aware Collaborative Filtering for Product Recommendations, INTERNATIONAL JOURNAL OF ENGINEERING RESEARCH & TECHNOLOGY (IJERT) Volume 13, Issue 05 (May 2024).
- [4]. S. M. Sze, et al., "Advanced CMOS Technology for IoT Applications," IEEE Transactions on Electron Devices, vol. 67, no. 3, pp. 984-993, Mar. 2020.
- [5]. M. M. Ziegler, et al., "FinFET Technology for Next-Generation VLSI Circuits in IoT," IEEE Transactions on Nanotechnology, vol. 19, no. 6, pp. 1212-1221, Nov. 2020.
- [6]. Sunder Reddy, K. S. ., Lakshmi, P. R. ., Kumar, D. M. ., Naresh, P. ., Gholap, Y. N. ., & Gupta, K. G. . (2024). A Method for Unsupervised Ensemble Clustering to Examine Student Behavioral Patterns. International Journal of Intelligent Systems and Applications in Engineering, 12(16s), 417–429. Retrieved from https://ijisae.org/index.php/IJISAE/article/view/4854.
- [7]. Nagesh, C., Chaganti, K.R., Chaganti, S., Khaleelullah, S., Naresh, P. and Hussan, M. 2023. Leveraging Machine Learning based Ensemble Time Series Prediction Model for Rainfall Using SVM, KNN and Copyright to IJARSCT
 DOI: 10.48175/568
 Www.ijarsct.co.in



International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 4, Issue 1, November 2024

Advanced ARIMA+ E-GARCH. International Journal on Recent and Innovation Trends in Computing and Communication. 11, 7s (Jul. 2023), 353–358. DOI:https://doi.org/10.17762/ijritcc.v11i7s.7010.

- [8]. Naresh, P., & Suguna, R. (2019). Association Rule Mining Algorithms on Large and Small Datasets: A Comparative Study. 2019 International Conference on Intelligent Computing and Control Systems (ICCS). DOI:10.1109/iccs45141.2019.9065836.
- [9]. R. P. M. P. Kumar, et al., "A Comprehensive Review of Power Optimization Techniques in VLSI Circuits for IoT," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 2, pp. 207-220, Feb. 2020.
- [10]. Y. H. Lee, et al., "Power Gating Techniques in VLSI Circuits for Energy-Efficient IoT Systems," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 10, pp. 2856-2866, Oct. 2020.
- [11]. P. S. K. Gupta, et al., "Security Challenges and Solutions for VLSI Circuits in IoT Devices," IEEE Transactions on Information Forensics and Security, vol. 15, pp. 1742-1753, Aug. 2020.
- [12]. L. F. Bertozzi, et al., "Integration Strategies for VLSI Circuits in IoT Applications," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 6, pp. 1845-1856, Jun. 2020.
- [13]. S. Khaleelullah, P. Marry, P. Naresh, P. Srilatha, G. Sirisha and C. Nagesh, "A Framework for Design and Development of Message sharing using Open-Source Software," 2023 International Conference on Sustainable Computing and Data Communication Systems (ICSCDS), Erode, India, 2023, pp. 639-646, doi: 10.1109/ICSCDS56580.2023.10104679.
- [14]. C. J. Kim, et al., "Simulation and Modeling Techniques for VLSI Circuits in IoT," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 12, pp. 2481-2491, Dec. 2019.
- [15]. M. I. Thariq Hussan, D. Saidulu, P. T. Anitha, A. Manikandan and P. Naresh (2022), Object Detection and Recognition in Real Time Using Deep Learning for Visually Impaired People. IJEER 10(2), 80-86. DOI: 10.37391/IJEER.100205.
- [16]. J. D. Johnson, et al., "A Review of CMOS Technology Advances for IoT," IEEE Journal of Solid-State Circuits, vol. 55, no. 7, pp. 1801-1812, Jul. 2020.
- [17]. Suguna Ramadass and Shyamala Devi 2019 Prediction of Customer Attrition using Feature Extraction Techniques and its Performance Assessment through dissimilar Classifiers Springer's book series Learning and Analytics in Intelligent Systems, Springer.
- [18]. R. B. Sarma, et al., "Cost-Effective Design Strategies for VLSI Circuits in IoT," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 5, pp. 803-806, May 2020.
- [19]. P, N., & R Suguna. (2022). Enhancing the Performance of Association Rule Generation over Dynamic Data using Incremental Tree Structures. International Journal of Next-Generation Computing, 13(3). https://doi.org/10.47164/ijngc.v13i3.806.
- [20]. H. M. Raza, et al., "Application-Specific VLSI Design for IoT Systems," IEEE Transactions on Computers, vol. 69, no. 4, pp. 567-578, Apr. 2020.
- [21]. D. E. Engel, et al., "Thermal Analysis and Management in VLSI Circuits for IoT," IEEE Transactions on Device and Materials Reliability, vol. 20, no. 1, pp. 112-121, Mar. 2020.
- [22]. B. A. Nguyen, et al., "Hardware Security Solutions for VLSI Circuits in IoT," IEEE Transactions on Information Forensics and Security, vol. 16, pp. 1020-1032, Sep. 2021.
- [23]. P. Naresh, S. V. N. Pavan, A. R. Mohammed, N. Chanti and M. Tharun, "Comparative Study of Machine Learning Algorithms for Fake Review Detection with Emphasis on SVM," 2023 International Conference on Sustainable Computing and Smart Systems (ICSCSS), Coimbatore, India, 2023, pp. 170-176, doi: 10.1109/ICSCSS57650.2023.10169190.
- [24]. Hussan, M.I. & Reddy, G. & Anitha, P. & Kanagaraj, A. &Pannangi, Naresh. (2023). DDoS attack detection in IoT environment using optimized Elman recurrent neural networks based on chaotic bacterial colony optimization. Cluster Computing. 1-22. 10.1007/s10586-023-04187-4.
- [25]. T. W. Zhang, et al., "Scalable VLSI Circuit Design Techniques for IoT," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 12, pp. 4324-4336, Dec. 2020.

Copyright to IJARSCT www.ijarsct.co.in DOI: 10.48175/568





International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 4, Issue 1, November 2024

- [26]. C. Nagesh, B. Divyasree, K. Madhu, T. Allisha, S. Datta Koushlk and P. Naresh, "Enhancing E-Government through Sentiment Analysis: A Dual Approach Using Text and Facial Expression Recognition," 2024 International Conference on Science Technology Engineering and Management (ICSTEM), Coimbatore, India, 2024, pp. 1-6, doi: 10.1109/ICSTEM61137.2024.10560678. \
- [27]. P. Naresh, B. Akshay, B. Rajasree, G. Ramesh and K. Y. Kumar, "High Dimensional Text Classification using Unsupervised Machine Learning Algorithm," 2024 3rd International Conference on Applied Artificial Intelligence and Computing (ICAAIC), Salem, India, 2024, pp. 368-372, doi: 10.1109/ICAAIC60222.2024.10575444.
- [28]. S. Khaleelullah, K. S. Reddy, A. S. Reddy, D. Kedhar, M. Bhavana and P. Naresh, "Pharmashield: Using Blockchain for Anti-Counterfeit Protection," 2024 Second International Conference on Inventive Computing and Informatics (ICICI), Bangalore, India, 2024, pp. 529-534, doi: 10.1109/ICICI62254.2024.00092.
- [29]. T. Aruna, P. Naresh, B. A. Kumar, B. K. Prakash, K. M. Mohan and P. M. Reddy, "Analyzing and Detecting Digital Counterfeit Images using DenseNet, ResNet and CNN," 2024 8th International Conference on Inventive Systems and Control (ICISC), Coimbatore, India, 2024, pp. 248-252, doi: 10.1109/ICISC62624.2024.00049.
- [30]. G. Chanakya, N. Bhargavee, V. N. Kumar, V. Namitha, P. Naresh and S. Khaleelullah, "Machine Learning for Web Security: Strategies to Detect and Prevent Malicious Activities," 2024 Second International Conference on Intelligent Cyber Physical Systems and Internet of Things (ICoICI), Coimbatore, India, 2024, pp. 59-64, doi: 10.1109/ICoICI62503.2024.10696229.
- [31]. F. Z. Zhang, et al., "Recent Advances in VLSI Design for Wireless IoT Systems," IEEE Transactions on Wireless Communications, vol. 19, no. 3, pp. 2140-2152, Mar. 2020.
- [32]. V. Krishna, Y. D. Solomon Raju, C. V. Raghavendran, P. Naresh and A. Rajesh, "Identification of Nutritional Deficiencies in Crops Using Machine Learning and Image Processing Techniques," 2022 3rd International Conference on Intelligent Engineering and Management (ICIEM), London, United Kingdom, 2022, pp. 925-929, doi: 10.1109/ICIEM54221.2022.9853072.
- [33]. M. S. Wang, et al., "Design for Manufacturability in VLSI Circuits for IoT Applications," IEEE Transactions on Semiconductor Manufacturing, vol. 33, no. 2, pp. 201-211, May 2020.
- [34]. L. C. Moore, et al., "Recent Innovations in VLSI Circuits for IoT: A Comprehensive Review," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 4, pp. 789-800, Apr. 2020.
- [35]. J. K. Liu, et al., "Advances in Analog and Mixed-Signal VLSI Circuits for IoT Applications," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 9, pp. 1783-1795, Sep. 2020.
- [36]. J. L. Liao, et al., "Power-Aware VLSI Design Techniques for IoT Devices," IEEE Transactions on Low-Power Electronics and Design, vol. 15, no. 3, pp. 319-330, Sep. 2020.
- [37]. P. Naresh, P. Srinath, K. Akshit, M. S. S. Raju and P. VenkataTeja, "Decoding Network Anomalies using Supervised Machine Learning and Deep Learning Approaches," 2023 2nd International Conference on Automation, Computing and Renewable Systems (ICACRS), Pudukkottai, India, 2023, pp. 1598-1603, doi: 10.1109/ICACRS58579.2023.10404866.
- [38]. B. Narsimha, Ch V Raghavendran, Pannangi Rajyalakshmi, G Kasi Reddy, M. Bhargavi and P. Naresh (2022), Cyber Defense in the Age of Artificial Intelligence and Machine Learning for Financial Fraud Detection Application. IJEER 10(2), 87-92. DOI: 10.37391/IJEER.100206.
- [39]. S. J. Kumar, et al., "Integrating Emerging Technologies into VLSI Circuits for IoT," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 39, no. 10, pp. 2289-2299, Oct. 2020.

DOI: 10.48175/568



146