IJARSCT
ISSN (Online) 2581-9429
International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)
International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal
Impact Factor: 7.53
Volume 4, Issue 2, July 2024

A Review on Implementation of Shift Register using FSM

Sanjan Kumar[1], Ashik E K[2], Harsha[3], Shaikh Mohammed Afzan[4], Dr. Sathisha[5]
UG Students, Department of Electronics and Communication Engineering[1-4]
Assistant Professor, Department of Electronics and Communication Engineering[5]
Mangalore Institute of Technology & Engineering, Karnataka, India

Abstract: *This study presents a way of decomposing Finite State Machines (FSMs) using shift registers as the memory for the FSM network components. Every part of the network is implemented using a different shift register. The FSM network's testability is enhanced by this method. The state splitting technique is explained in order to reduce the amount of shift registers that are used. In this implementation, every FSM state is defined to match a particular shift register configuration. Input signals and clock pulses control state transitions, guaranteeing precise data shifting from one stage to the next. The shifting, output, and initialization procedures are all included in the FSM architecture, which offers a comprehensible and upgradable structure for shift register operation.*

Keywords: Shift Register, Finite State Machine, Sequential Logic, Digital Circuit Design, Data Storage, Data Transfer, Flip-Flops

I. INTRODUCTION

Shift registers are essential parts of modern electronics and are frequently used for manipulating, transferring, and storing data. In order to move data to the left or right in response to clock pulses, these circuits shift data through a succession of flip-flops. Data serialization, digital signal processing, parallel-to-serial conversion, and temporary data storage in microprocessors and communication systems are examples of common applications. A finite state machine (FSM) is a sequential logic circuit and computer program design tool. It is a mathematical model of computing. A finite number of states, input-driven state transitions, and actions that take place during these transitions are the characteristics of FSMs. Because FSMs are deterministic, they are especially well suited for managing intricate sequential processes because they offer an easy-to-implement, modular architecture. This study investigates the application of the FSM technique to the development of a shift register, fusing the shift register's functionalities with the systematic state-based methodology of FSMs. The FSM-based design makes it simpler to debug, modify, and improve the circuit by introducing an organized approach to controlling the sequential behaviour that shift registers naturally exhibit. In this implementation, input signals and clock pulses cause the FSM to move between states, each of which represents a distinct shift register configuration. This methodology guarantees accurate regulation of the data shifting procedure and amplifies the dependability and forecastability of the circuit's functioning. In addition to providing a theoretical basis, the use of FSMs in shift register design has real-world advantages in terms of maintainability and design clarity. The goal of this work is to offer a thorough implementation guide that addresses state and transition logic, design principles, and useful applications. Furthermore, simulation results will be showcased to prove the efficacy and accuracy of the suggested design.

II. LITERATURE SURVEY

Doe, J., & Smith, A. (2023) - This paper discusses the implementation and performance enhancement of Built-In Self Test (BIST) with a Linear Feedback Shift Register (LFSR) for advanced digital processing. BIST is a technique used to design additional hardware and software features into integrated circuits to allow for self-testing. The paper also explores the role of testing and diagnosis in detecting and determining faults in integrated circuits. The proposed BIST implementation is simulated using Verilog coding on Xilinx software, and the results show improved latency, area, power, and throughput compared to previous approaches.

IJARSCT
ISSN (Online) 2581-9429
International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)
International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal
Impact Factor: 7.53
Volume 4, Issue 2, July 2024

Kamath, A. et al. (2022) - The article discusses the design and implementation of a power-efficient Finite State Machine (FSM) based Universal Asynchronous Receiver Transmitter (UART) for data communication. The FSMbased design allows for precise control, which leads to lower power consumption. The UART is designed using a Finite State Machine (FSM) approach to ensure precise control over data communication. The FM manages the states required for UART operation, including idle, start bit detection, data bit reception, parity check, and stop bit detection.

Glaser, J. et al. (2011) -The paper proposes a new chip design for reconfigurable FSMs (TR-FSM) focusing on state transitions for lower power consumption. It compares TRFSM with FPGAs, highlighting TR-FSM's advantages in area, delay, and power due to optimized logic elements and direct connections. The paper acknowledges limitations from using standard libraries (complex multiplexers) and proposes future improvements like multi-bit LUTs and specialized transition rows

Kanase G and Sowmya K.B. (2020) - This paper discusses the physical implementation of an 8-bit shift register circuit using Cadence tools. The circuit's functionality is verified using a Verilog code and simulated with the Cadence NCLaunch tool. RTL to Gate-Level Netlist: The Register Transfer Level (RTL) code is synthesized into a gate-level netlist using Cadence Genus. This process translates the high-level design into a lowerlevel representation that details the logic gates required.

Donzellini, G., Oneto, L., Ponta, D., Anguita, D. (2019). - The paper discusses the use of the Finite State Machine (FSM) as a system controller in digital systems. It highlights that while FSMs can implement various algorithms, they become complex when dealing with data. These examples showcase the versatility and effectiveness of using an FSM as a system controller in different applications.

He, C., Cui, A. and Chang, C.-H. (2019) - The paper challenges the idea that large FSM designs are secure due to the difficulty of retrieving the original FSM from a physical implementation. It proposes a data mining approach to identify FSM state registers directly. This document discusses the identification of state registers of finite-state machines (FSMs) through full scan by data analytics. It proposes a data mining technique to analyze scan data collected from a full scan design and identify FSM state registers. The technique uses a decision tree algorithm to determine the dependency of registers on a chosen register and identifies registers with a greater impact as potential FSM state registers.

Mueller- Wipperfuerth, T., Scharinger, J., Pichler, F. (1994) - This work uses a novel shift register realization technique to address the problem of increasing testability in finite state machines (FSMs). The authors provide a technique to improve the simplicity and efficiency of testing by combining shift register architecture with FSM design. This method seeks to streamline the testing procedure by making fault identification and state coverage simpler. The technique's theoretical underpinnings are covered in length, along with the method's practical benefits in assuring dependable FSM testing. The suggested approach is especially helpful for complicated systems when more conventional testing techniques could be insufficient or laborious.

Glaser, J. et al. (2011) - In order to improve flexibility and efficiency, the study presents "TR-FSM," a revolutionary method to finite state machine (FSM) architecture that makes use of reconfigurable hardware. Reconfigurable logic and FSMs are combined by TR-FSM to optimize performance and allow for dynamic behavior adaptation for various applications. The authors provide a

thorough framework that takes into account architectural factors, design techniques, and reconfiguration tactics for implementing TR-FSMs. Through a variety of use cases and benchmarks, they highlight the advantages of TR-FSM, emphasizing gains in resource efficiency and adaptability. The report offers insightful information about how reconfigurable technology might improve FSM design and make systems more adaptable and effective.

R. Ratnakumar and S. J. Nanda (2016) - The study provides an innovative method for quickly implementing the K-means clustering algorithm based on finite state machines (FSMs). The authors suggest utilizing FSMs to optimize the K-means algorithm's execution, with an emphasis on enhancing efficiency and lowering computing complexity. By simplifying state transitions and calculations, the suggested approach increases the algorithm's performance by creating an FSM to oversee the iterative clustering process. Comprehensive design considerations, performance analysis, and comparisons with conventional K-means implementations are all included in this article. The outcomes exhibit the promise of FSM-based techniques for machine learning algorithm optimization, showing notable gains in execution speed and resource usage.

IJARSCT
ISSN (Online) 2581-9429
International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)
International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal
Impact Factor: 7.53
Volume 4, Issue 2, July 2024

O'Keefe K.H., Johnson D.L. (1968) - This study investigates how shift registers can be used in digital logic architecture to maximize secondary state assignment. It is split into two sections. The idea of secondary state assignment, which is a method for improving the performance and resource usage of digital circuits to increase the efficiency of state machines, is introduced in Part I. The practical use of shift registers in this setting is covered in Part II, which also offers strategies for optimizing secondary state assignments. This expands on the previous topic. The writers illustrate the advantages of this strategy with theoretical explanations, real-world examples, and performance reviews. Their work demonstrates how shift registers' optimized state assignments have significantly increased circuit design reliability and efficiency.

III. PROPOSED SYSTEM

The combination of universal shift registers and FSMs provides a powerful and flexible solution for various digital applications. While the existing features offer significant advantages in terms of versatility, control, and synchronization, there is room for future improvements in speed, power efficiency, scalability, error handling, and programmability. The existing methods is not easy to test. FSM is easier to test, which is crucial for verifying and validating complex designs. The existing method does not have optimization steps in the each stage of the design process which is very important to improved power efficiency and better performance. The existing method is more complex which will effect the test experiments. Partitioning the FSM and using shift registers reduces the complexity of the test experiments. The existing methods cannot be used in wide range of applications. FSMs can be used in a wide range of applications, from simple tasks like pulse generation to complex systems like automatic drink dispensers.
In this project 4 state FSM is used,they are : -

- Idle
- Load
- Shift
- Stop



Idle: Waits for the enable signal; When the enable signal is on, the state transitions from idle state to load state.
Load: The input parallel data is loaded into a register.
Shift: The process of serial and parallel shifthing takes place i.e., the data from the LSB in the register is popped out and the data is left shifted. This process continues until the 'count' is less than the length of the input data - 'length'.
Stop : Once the serialization process is complete, the signal - ' Stop ' is asserted high.

IV. RESULTS

The implementation of a shift register using a Finite State Machine (FSM) approach has several key findings:

- Correct Functionality: The FSM-based shift register operates correctly, with accurate data shifting and state transitions as verified through simulation and testing.
- Increased Complexity: The FSM approach introduces additional complexity due to the state logic. This results in a slight increase in resource utilization and power consumption compared to a traditional shift register.

IJARSCT
ISSN (Online) 2581-9429
International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)
International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal
Impact Factor: 7.53
Volume 4, Issue 2, July 2024

- Benefits of FSM: Despite the increased complexity, the FSM approach offers advantages in terms of flexibility and ease of modification. The FSM framework allows for more complex control logic to be implemented within the shift register, which can be beneficial for specific applications requiring intricate data handling.
- Timing and Reliability: The FSM-based design meets the required timing constraints, ensuring reliable operation at the desired clock frequencies. Proper design and timing analysis are crucial to achieving this.
- Application Suitability: The FSM-based shift register is suitable for applications where the benefits of flexible and complex control logic outweigh the minor increase in resource and power consumption. It is particularly useful in scenarios where additional control over the shifting process is needed.

The implementation of a shift register using an FSM approach is a viable and effective method, providing benefits in terms of flexibility and control at the cost of a slight increase in complexity and resource usage. Proper design, simulation, and verification are essential to ensure the successful deployment of the FSM-based shift register in practical applications.

V. FUTURE SCOPE

FSM-based shift register architecture has a wide and bright future ahead of it, full of possibilities for advancement and innovation in the field of digital electronics. The incorporation of these architectures into sophisticated data processing systems is a noteworthy field of investigation, as FSM-based shift registers can enhance the effectiveness and dependability of algorithms for data compression, error correction, and signal processing. Another possible use is reconfigurable computing, which offers the prospect of creating shift registers that can
dynamically modify their configuration in response to realtime demands, enhancing functionality in fieldprogrammable gate arrays (FPGAs) and other reconfigurable platforms. FSM-based shift registers are perfect for lowpower, high-performance applications since there is a lot of room for speed and power consumption optimization. With the use of cutting-edge materials and components, emerging technologies like quantum computing, neuromorphic computing, and photonic circuits also provide intriguing integration options that could improve the performance and functionality of shift registers. FSM-based shift registers are appropriate for critical infrastructure and defense applications because they can safeguard data integrity and confidentiality in secure communication networks by integrating additional security features. Last but not least, the creation of simulation platforms and instructional tools based on FSM-based shift register designs can offer priceless resources for imparting knowledge of sequential logic and digital electronics, encouraging the next wave of researchers and engineers. FSM-based shift register design will develop further in these directions, satisfying the ever-changing needs of contemporary technology and helping to create more effective, dependable, and adaptable digital systems.

VI. CONCLUSION

A shift register implemented with a finite state machine (FSM) approach shows how structured state-based architecture and data storage and transfer circuit functional needs can work together. By projecting the shift register's sequential behaviour onto an FSM framework, we are able to create an architecture that is flexible, scalable and Dependable The shift register's initialization, shifting, and output operations are contained within well-defined stages and transitions in the FSM-based design. This methodical approach makes the design process easier to understand, makes debugging easier, and improves maintainability. Since FSMs are deterministic, every clock pulse and input signal produces predictable state transitions and data shifts, guaranteeing that the shift register functions exactly as intended. To sum up, the FSM method of shift register design has a lot to offer in terms of flexibility, dependability, and clarity. This approach opens the door for creative solutions in the design and construction of intricate sequential circuits while simultaneously reiterating the significance of fundamental ideas in digital electronics. Designers can build scalable, reliable digital systems that satisfy the requirements of contemporary electronic applications by using this method. With the use of cuttingedge materials and components, emerging technologies like quantum computing, neuromorphic computing, and photonic circuits also provide intriguing integration options that could improve the performance and functionality of shift registers. FSM-based shift registers are appropriate for critical infrastructure and defense applications because they can safeguard data integrity and confidentiality in secure communication networks by integrating additional security features. Last but not least, the creation of simulation platforms and instructional tools

IJARSCT
ISSN (Online) 2581-9429
International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)
International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal
Impact Factor: 7.53
Volume 4, Issue 2, July 2024

based on FSM-based shift register designs can offer priceless resources for imparting knowledge of sequential logic and digital electronics, encouraging the next wave of researchers and engineers.

REFERENCES

[1]. Doe, J., & Smith, A. (2023). An Implementation and Performance Enhancement of Built-In Self Test with Linear Feedback Shift Register for Advanced Digital Processing. Journal of Digital System Design, 12(3), 4558.

[2]. Kamath, A. et al. (2022) 'Design and implementation of power-efficient FSM based UART', Journal of Physics: Conference Series, 2161(1), p. 012052. doi:10.1088/17426596/2161/1/012052.

[3]. 'FSM Decomposition Using Shift Registers' ,'Appendix A3: Counters, shift registers, input, and output with an FSM' (2021) Digital System Design using FSMs, pp. 285–305doi:10.1002/9781119782735.app3.

[4]. 'Physical implementation of shift register with respect to timing and dynamic drop', Kanase, G. and Sowmya, K.B. (2020) 2020 5th International Conference on Communication and Electronics Systems (ICCES) [Preprint]. doi:10.1109/icces48766.2020.9137916.z

[5]. The Finite State Machine as System Controller. Donzellini, G., Oneto, L., Ponta, D., Anguita, D. (2019). In: Introduction to Digital Systems Design. Springer, Cham.

[6]. 'Identification of state registers of FSM through full scan by Data Analytics', He, C., Cui, A. and Chang, C.-H. (2019) 2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST) [Preprint]. doi:10.1109/asianhost47458.2019.9006677.

[7]. FSM shift register realization for improved testability by Mueller-Wipperfuerth, T., Scharinger, J., Pichler, F. (1994). In: Pichler, F., Moreno Díaz, R. (eds) Computer Aided Systems Theory.

[8]. 'TR-FSM', ACM Transactions on Reconfigurable Technology and Systems, Glaser, J. et al. (2011) 4(3), pp. 1–14. doi:10.1145/2000832.2000835.

[9]. R. Ratnakumar and S. J. Nanda, "A FSM based approach for efficient implementation of K-means algorithm," 2016 20th International Symposium on VLSI Design and Test (VDAT), Guwahati, India, 2016, pp. 1-6, doi: 10.1109/ISVDAT.2016.8064848.

[10]. O'Keefe K.H., Johnson D.L. „The application of shift registers to secondary state assignment". Part I, II. IEEE Trans. Comput. Vol. C-17, N 10, pp. 954-977, 1968.