

International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 3, Issue 12, May 2023

# Design A Simulation An Asymmetrical 11-level Inverter for Photovoltaic Applications

Miss. Yojana Arun Bhagat and Dr. U. E. Hiwase<sup>2</sup>

PG Student, Electrical Engineering Department<sup>1</sup> Assistant Professor, Electrical Engineering Department<sup>2</sup> Priyadarshini College of Engineering, Nagpur,India

**Abstract:** Multilevel converters are becoming more popular as a way to get around the power rating restrictions in traditional power conversion techniques as a result of rising needs for power conversion technology. Although the focus of this work is on a novel asymmetrical construction of an 11-level inverter, a few comparisons with the traditional topological structure will be made. Limitations in the topologies of conventional types frequently relate to their complexity and volume. Further discussion will focus on how the 11-level inverter's asymmetrical topology deals with these constraints, gets around them, and reduces harmonic distortions for grid-tied PV systems. MATLAB software is used to design and simulate the suggested build. A THD value is produced through real-time simulation analysis of the proposed design.

Keywords: 11-level Inverter, Photovoltaic Application, Electric Current, Power Electronics Circuits

### I. INTRODUCTION

Modern application conversion systems are built around power electronics. The growing need to increase efficiency and usage flexibility creates technical hurdles with regard to the topologies and control methods that are employed. The power ratings and handling restrictions of multilevel inverters could be bypassed by sharing through ratings in the switches' component parts. These converter trends are primarily used with industrial equipment and renewable technologies. Since the PV cells' output is DC, the MPPT maximises the DC power output. For use as a source in domestic and commercial appliances, DC electricity is transformed into AC. The power ratings of the components that make up conventional inverter architectures are limiting.

In order to share and distribute power through the components, multilevel conversion techniques are used. The flying capacitor topology and the diode-clamp design are the two topologies that are most well-known. However, when levels rise, so do the volume, price, and switch count. Asymmetrical designs typically achieve this goal, and with higher levels, harmonic distortions, whose nominal percentages are controlled by IEEE standards in output power, are lessened. The main goal of this is to design a multilevel inverter that can operate as a seven level inverter and naturally splits the power conversion into a higher voltage lower frequency inverter and a lower voltage higher frequency inverter by cascading two three-phase three-level inverters using the load connection and only one dc voltage source.

This study suggests a novel, asymmetrical 11-level inverter architecture that is simulated with PSIM by PowerSimTech in order to address the traditional constraints of inverters. The suggested inverter circuit architecture and switching operations will be explored in more detail in Section II.The proposed 11-level inverter design would be able to overcome traditional topology issues by utilising a smaller number of switches to achieve a high number of n-levels, and the paper will also discuss how this design could be helpful for future research in higher n-level applications to further reduce harmonic values.

## **II. INVERTER DESIGN AND OPERATION**

### **Circuit Design Configuration**

Figure. 1 depicts the 11-Level Inverter's design. A(S1-S4) and B(S5-S8), the inverter's two primary stages, each play a distinct part in the suggested inverter operating principle. Stage B(S5-S8) is used to switch the polarity of the inverter's Stage A(S1-S4) DC output, producing an n-level AC output for grid-tied PV systems. Stage A(S1-S4) is used to configure and create the number of n levels (11-level in the proposed design) in the asymmetric inverter. Stage A (S1-S4)

Copyright to IJARSCT www.ijarsct.co.in DOI: 10.48175/IJARSCT-10640





International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

#### Volume 3, Issue 12, May 2023

S4) is directly connected to the DC power source in this proposed 11-level inverter design. The DC source configuration is split into 3 isolated DC sources, each of which has a nominal value of configured E, 2E, and 2E, meaning that the constructor determines the definition value in DC voltage of E while the switches are series type, power ratings are still taken into consideration



**Figure 1. Circuit Design** 

#### **Switching Operation Modes**

Switch configurations can be operated in one of 11 different modes, numbered 0 through 10. The operation for mode 0 is accomplished when all of the switches in Stage A (S1-S4) are conditioned OFF ("0"), and Stage B (S5-S8) is divided into two primary conditions. The first condition is accomplished when the switches paired S5, S8, and S6, S7 are conditioned ON ("1"), and the switches S6, S7 are conditioned OFF ("0"). Switches S6, S7 must be logically conditioned to be ON "1" and switches S5, S8 must be logically conditioned to be OFF "0" in order for mode 0 to exist. In this procedure, the pairing switches are set to freewheel.



#### Figure 2. Operation Mode

Switches S3, S4 in Stage A (S1-S4) and S5, S8 in Stage B (S5-S8) must be closed in order for mode 1 to operate. Switches S3, S4 in Stage A (S1-S4) and S5, S8 in Stage B (S5-S8) are conditionally "1" or closed, causing Vin to equal E. As a result, the outcome of this operation is evaluated as Vo = E before to the inductive filter.

Copyright to IJARSCT www.ijarsct.co.in DOI: 10.48175/IJARSCT-10640





International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

#### Volume 3, Issue 12, May 2023

#### SPWM Gate Switching and Combinational Logic Circuit

The absolute value of  $\frac{1}{2}\lambda$  compared with 5 tiers of triangle waves A, B, C, D, and E with various DC offsetswith a carrier frequency of 10 kHz (Described in Section III.) is used to produce the pulse-width modulation switching in stage A(S1-S4) gates. Table I. outlines the entire switch setup to attain the target level

Stage A				Stage B				Vo
S1	<b>S</b> 2	<b>S</b> 3	S4	S5	<b>S6</b>	<b>S</b> 7	<b>S</b> 8	vo
1	0	0	1	1	0	0	1	5E
1	0	1	0	1	0	0	1	4E
0	1	0	1	1	0	0	1	3E
0	1	1	0	1	0	0	1	2E
0	0	1	1	1	0	0	1	E
0	0	0	0	1	0	0	1	0
0	0	0	0	0	1	1	0	0
0	0	1	1	0	1	1	0	-E
0	1	1	0	0	1	1	0	-2E
0	1	0	1	0	1	1	0	-3E
1	0	1	0	0	1	1	0	-4E
1	0	0	1	0	1	1	0	-5E

#### **TABLE I:** SPWM GATE SWITCHING

The output voltage of the inverter circuit will provide the same voltage as the input voltage (before going through the inductive filter), as indicated in Table I. The desired gate switching is achieved by configuring a combinational logic circuit.



Figure 3. Switching Configuration and Control Circuit

The suggested inverter's entire control circuit is shown in Figure 3. The logic circuit layout uses XOR logic gates to provide the desired truth table for the 11-level inverter, as shown by the Boolean equation. The input of the logic circuit is created by comparing the half-positive cycle of a reference sine wave and a triangular carrier waveform, resulting in sinusoidal pulse width modulation (discussed more in Section III).

#### **III. SIMULATION AND HARMONIC ANALYS**

PowerSimTech uses the PSIM software to simulate the design and analysis of the suggested asymmetrical 11-level inverter in real time. Fig. 8 shows the sinusoidal pulse width modulation (SPWM) produced by the comparison of the reference and carrier waves. Combinational logic circuits will be used to further analyse and decode the output SPWM.

Copyright to IJARSCT www.ijarsct.co.in DOI: 10.48175/IJARSCT-10640





International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

#### Volume 3, Issue 12, May 2023

We'll go into more detail about the harmonic distortions in the output waveform of the suggested asymmetrical 11-level inverter architecture. Table II lists the simulation parameters for the suggested inverter circuit.

Device	Units
DC input E	1V
DC input 2E	2V
Inductive Filter	2mH
Load Resistor	12Ω
Reference AC Peak Amplitude	10V
Reference AC Frequency	50Hz
Carrier Triangular Vpp	2V
Carrier Triangular Frequency	9kHz
Carrier Duty Cycle	0.5
DC Offset Carrier A	0V
DC Offset Carrier B	2V
DC Offset Carrier C	4V
DC Offset Carrier D	6V
DC Offset Carrier E	8V
Print Time	0.02s

#### TABLE II: SIMULATION PARAMETER

The sine wave reference is compared to five triangular carriers with various DC offset values (described in Table III) in order to achieve sinusoidal pulse width modulation (SPWM). The offsets value and Vpp are configured to adjust the reference sine waveform half positive cycle with the frequency of each carrier being 10 kHz. The sinusoidal pulse width modulation result for carrier waveforms A, B, C, D, and E.







Figure 10. Scope 1 of 11 Level Inverter

Copyright to IJARSCT www.ijarsct.co.in DOI: 10.48175/IJARSCT-10640





International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 3, Issue 12, May 2023



## Figure 11. Current Supply

**Figure. 10** illustrates how the fundamental half-wave SPWM is used to create an 11-level input SPWM for switches at Stage A (S1-S4), which is then decoded using combinational logic circuits to produce the output stated in the switching configuration and control circuit.

### **VI: CONCLUSION**

The major topic of this paper is the asymmetrical 11-level inverter design that has been suggested. Compared to the restrictions of typical multilayer inverter topologies (such as flying capacitor and diode clamp), which deal with inverter size and switch count The 11-level asymmetrical inverter employs fewer gate switches to support more n-levels. The grid-tied utility-scale PV system applications are the main emphasis of the proposed design. Adjustments for the proposed design's suitability for its intended use, the number of component switches employed, and the design's adaptability to the output levels generated are all given careful consideration. For PV installations, the planned inverter architecture is altered. A specific DC power generator with values that are maxed out by the maximum power point tracker will be produced by photovoltaic cells, producing 97. Later, the inverter would be powered by a DC input to produce a multilayer AC output.

The THD value for this design, as mentioned in Section III, is 1.19%, which is within the acceptable range of IEEE standards for harmonic voltage limits for power producers (public utilities or co-generators) at 2.3 - 69 kV, 2.5% for 69 - 138 kV, and 1.5% for 138 kV

### REFERENCES

[1] Design and Simulation of an Asymmetrical 11-Level Inverter for Photovoltaic Applications", C. Tjokro and L. H. Pratomo, 2018 5th International Conference on Information Technology, Computer, and Electrical Engineering (ICITACEE), 2018, pp. 93-98, doi: 10.1109/ICITACEE.2018.8576943.

[2] J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galvan, R. C. P. Guisado, Ma. A. M. Prats, J. I. Leon, N. Moreno-Alfonso, "Power- Electronic Systems for the Grid Integration of Renewable Energy Sources: A Survey," IEEETransactions on Industrial Electronics, vol. 53, no. 4, pp. 1002-1016, June 2006.

[3] A. J. Morrison, "Global Demand Projections for Renewable Energy Resources," IEEE Canada Electrical Power Conference, 25-26 Oct. 2007, pp 537-542.

[4]J. Rodriguez, S. Bernet, Bin Wu, J. O. Pontt, S. Kouro, "Multilevel Voltage Source Converter Topologies for Industrial Medium-Voltage Drives, "IEEE Transactions on Industrial Electronics, vol. 54, no. 6, pp. 2930-2945, Dec. 2007.

[5] Rodrguez, J., Lai, J. S., & Peng, F. Z. (2002). Multilevel inverters: A survey of topologies, controls, and applications. IEEE Transactions on Industrial Electronics, 49(4), 724738.

[6] Sochor, P., & Akagi, H. (2016). Theoretical comparison in energy-balancing capability between star- and deltaconfigured modular multilevel cascade inverters for utilityscale photovoltaic systems. IEEE Transactions on Power Electronics, 31(3), 19801992.

[7] Rashid, M. H. (2016). Alternative Energy in Power Electronics.

[8] Sixing, D., Dekka, A., Wu, B., & Zargari, N. (2018). Modular Multilevel Converters. IEEE Press.

Copyright to IJARSCT www.ijarsct.co.in DOI: 10.48175/IJARSCT-10640





International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

#### Volume 3, Issue 12, May 2023

[9] Franquelo, L. G., Leon, J. I., & Vazquez, S. (2014). Power Electronics for Renewable Energy Systems, Transportation and Industrial Applications. Power Electronics for Renewable Energy Systems, Transportation and Industrial Applications.

[10] Mazzucchelli, M. (2014). Multilevel Converters For Industrial Applications.

[11] Duffey, C. K., & Stratford, R. P. (1989). Update of Harmonic Standard Ieee-519: IEEE Recommended Practices and Requirements for Harmonic Control in Electric Power Systems. IEEE Transactions on Industry Applications, 25(6), 10251034.

[12] Kahwa, A., Obara, H., & Fujimoto, Y. (2018). Design of 5- level Reduced Switches Count H-bridge Multilevel Inverter.

[13] Pratomo, L. H., Wijaya, F. D., & Firmansyah, E. (2015). Impedance matching method in two-stage converters for single phase PV-grid system. Ijece, 5(August), 626635.

[14] Pratomo, L. H., Wijaya, F. D., & Firmansyah, E. (2015). Capacitor Bank Voltage Equilibrium for MPPT in Single-Phase Single-Stage Five-Level Inverter for PV-Grid Application. TELKOMNIKA Indonesian Journal of Electrical Engineering, 14(1), 6271. https://doi.org/10.11591/telkomnika.v14i1.7646

[15] HeruPratomo, L., Danang Wijaya, F. D., &Firmansyah, E. (2015). A simple strategy of controlling a balanced voltage capacitor in single phase five-level inverter. International Journal of Power Electronics and Drive Systems, 6(1), 160167. https://doi.org/10.11591/ijpeds.v6i1.7285

[16] Bhaskar, M. S., Padmanaban, S., Fedk, V., Blaabjerg, F., & Wheeler, P. (2017). Transistor clamped five-level inverter using non-inverting double reference single carrier PWM technique for photovoltaic applications. Proceedings - 2017 International Conference on Optimization of Electrical and Electronic Equipment, OPTIM 2017 and 2017 Intl Aegean Conference on Electrical Machines and Power Electronics, ACEMP 2017, (c), 777782. https://doi.org/10.1109/OPTIM.2017.7975063

[17] Nagar, S., Khan, S., & Singh, B. (n.d.). Performance of Cascaded Diode Bridge Integrated H- Bridge 13 Level Multilevel Inverter, 3, 37.

### BIOGRAPHY



I, Miss.Yojana Arun Bhagat, a students of Post graduate program in Engineering at Priyadarshini college of Engineering, Nagpur (Maharashtra)

