

# VLSI Design of Approximate Baugh-Wooley Multiplier for Image Edge Computing

Gayathri R<sup>1</sup>, Ajith Kumar A<sup>2</sup>, Balaji P<sup>3</sup>, Magesh P<sup>4</sup>, Sridhar V<sup>5</sup>

Assistant Professor, Department of ECE<sup>1</sup>

Students, Department of ECE<sup>2,3,4,5</sup>

Dhanalakshmi Srinivasan Engineering College (Autonomous), Perambalur, India

**Abstract:** A sort of digital circuit used to multiply two binary values is called a Baugh-Wooley multiplier. It is renowned for being more effective than other kinds of multipliers in terms of speed and gate count. You would normally start by creating a simple version of the circuit utilizing logic gates like AND gates, XOR gates, and half adders to simulate the Baugh-Wooley multiplier. The design would then be optimized utilizing methods like parallel processing, pipelining, and optimization algorithms to lower the overall gate count and boost the functionality of the circuit. Because of this, estimating a Baugh-Wooley multiplier would require a thorough knowledge of these elements as well as the specifications of the application. Verilog HDL is used to implement this design, and Modelsim 6.4 c is used to simulate it. The synthesis process tool from Xilinx measures performance.

**Keywords:** Approximate computing, Edge detection, multiplying circuits

## REFERENCES

- [1]. S. Zheng, Z. Li, Y. Lu, J. Gao, J. Zhang, and L. Wang, "HEAM: High-efficiency approximate multiplier optimization for deep neural networks," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2022, pp. 3359–3363.
- [2]. L. Eeckhout, "Is Moore's law slowing down? What's next?" IEEE Micro, vol. 37, no. 4, pp. 4–5, Jul. 2017.
- [3]. W. Xu, S. S. Sapatnekar, and J. Hu, "A simple yet efficient accuracyconfigurable adder design," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 26, no. 6, pp. 1112–1125, Jun. 2018.
- [4]. T. Kong and S. Li, "Design and analysis of approximate 4–2 compressors for high-accuracy multipliers," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 29, no. 10, pp. 1771–1781, Oct. 2021.
- [5]. J. Melchert, S. Behroozi, J. Li, and Y. Kim, "SAADI-EC: A qualityconfigurable approximate divider for energy efficiency," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 27, no. 11, pp. 2680–2692, Nov. 2019.
- [6]. K.-J. Cho, K.-C. Lee, J.-G. Chung, and K. K. Parhi, "Design of low error fixed-width modified Baugh-Wooley multiplier," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 522–531, May 2004.
- [7]. H.-A. Huang, Y.-C. Liao, and H.-C. Chang, "A Self-Compensation Fixed-Width Baugh-Wooley Multiplier and Its 128-point FFT Applications," in Proc. IEEE Int. Symp. Circuits Syst., May 2006, pp. 3538–3541.
- [8]. J.-P. Wang, S.-R. Kuang, and S.-C. Liang, "High-accuracy fixed-width modified Baugh-Wooley multipliers for lossy applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 1, pp. 52–60, Jan. 2011.
- [9]. C.-Y. Li, Y.-H. Chen, T.-Y. Chang, and J.-N. Chen, "A probabilistic estimation bias circuit for fixed-width Baugh-Wooley multiplier and its DCT applications," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 4, pp. 215–219, Apr. 2011.
- [10]. Y.-H. Chen, "An accuracy-adjustment fixed-width Baugh-Wooley multiplier based on multilevel conditional probability," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 1, pp. 203–207, Jan. 2015.

- [11]. W.-Q. He, Y.-H. Chen, and S.-J. Jou, "High-accuracy fixed-width Baugh-Wooley multipliers based on probability and simulation," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 8, pp. 2052-2061, Aug. 2015.
- [12]. C. Meng, W. Qian, and A. Mishchenko, "ALSRAC: Approximate logic synthesis by resubstitution with approximate care set," in *Proc. 57th ACM/IEEE Design Autom. Conf. (DAC)*, Jul. 2020, pp. 1–6.
- [13]. Y.-J. Chang, Y.-C. Cheng, S.-C. Liao, and C.-H. Hsiao, "A low power Radix-4 booth multiplier with pre-encoded mechanism," *IEEE Access*, vol. 8, pp. 114842–114853, 2020.
- [14]. V. Leon, G. Zervakis, D. Soudris, and K. Pekmestzi, "Approximate hybrid high radix encoding for energy-efficient inexact multipliers," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 26, no. 3, pp. 421–430, Mar. 2018.
- [15]. A. Momeni, J. Han, P. Montuschi, and F. Lombardi, "Design and analysis of approximate compressors for multiplication," *IEEE Trans. Comput.*, vol. 64, no. 4, pp. 984–994, Apr. 2015.
- [16]. A. Liu, J. Han, and F. Lombardi, "A low-power, high-performance approximate multiplier with configurable partial error recovery," in *Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)*, 2014, pp. 1–4.
- [17]. S. E. Ahmed, S. Kadam, and M. B. Srinivas, "An iterative logarithmic multiplier with improved precision," in *Proc. IEEE 23rd Symp. Comput. Arithmetic (ARITH)*, Jul. 2016, pp. 104–111.
- [18]. C. Chen, S. Yang, W. Qian, M. Imani, X. Yin, and C. Zhuo, "Optimally approximated and unbiased floating-point multiplier with runtime reconfigurability," in *Proc. 39th Int. Conf. Comput. -Aided Design*, Nov. 2020, pp. 1–9.
- [19]. S. S. Sarwar, S. Venkataramani, A. Ankit, A. Raghunathan, and K. Roy, "Energy-efficient neural computing with approximate multipliers," *ACM J. Emerg. Technol. Comput. Syst.*, vol. 14, no. 2, pp. 1–23, Apr. 2018.
- [20]. Z. Vasicek, V. Mrazek, and L. S. Brno, "Towards low power approximate DCT architecture for HEVC standard," in *Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)*, Mar. 2017, pp. 1576–1581.