## IJARSCT



International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 3, Issue 4, May 2023

## Implementation of Low Power VLSI Design for Various Applications

## Bommaraju K<sup>1</sup>, Dr. S. Kumarganesh<sup>2</sup>, Dr. A. Immanuvel<sup>3</sup>, Dr. K. Jayaram<sup>4</sup>

Assistant Professor, Department of Electronics and Communication Engineering<sup>1,2,4</sup> Professor, Department of Electronics and Communication Engineering<sup>3,4</sup> Government College of Engineering Srirangam, Trichy, Tamil Nadu, India<sup>1</sup> Knowledge Institute of Technology, Salem, Tamil Nadu, India<sup>2</sup> Paavai College of Engineering, Namakkal, Tamil Nadu, India<sup>3</sup> Kalaignar Karunanidhi Institute of Technology, Coimbatore, Tamil Nadu, India<sup>4</sup> bommuraju@gmail.com<sup>1</sup>, saikgss@gmail.com<sup>2</sup>, eceimman@gmail.com<sup>3</sup>, kjairam1980@gmail.com<sup>4</sup>

**Abstract:** In the electronics industry of today, low power has become a major issue. For the design of VLSI chips, power dissipation has taken on equal importance to performance and area. Due to increasing complexity with smaller technology, minimising power consumption and overall power management on chip are the main difficulties below 100nm. Due to the requirement to lower package costs and increase battery life, power optimisation is crucial for many systems. In low power VLSI designs, leakage current also has a significant impact on power management. An growing portion of integrated circuits' overall power dissipation is being accounted for by leakage current. This essay discusses numerous power management approaches, methodologies, and tactics for low power circuits and systems. Also mentioned are potential obstacles to designing low-power, high-performance circuits.

Keywords: VLSI, Low Power, CMOS, CAD and PSO

## REFERENCES

- [1]. Sharma M, Gupta N, Gupta R. POWER REDUCTION TECHNIQUES IN VLSI. Int J Eng Technol Manag Res. 2020;
- [2]. Soumya N, Sai Kumar K, Raghava Rao K, Rooban S, Sampath Kuma R P, Santhosh Kumar GN. 4-bit multiplier design using cmos gates in electric VLSI. Int J Recent Technol Eng. 2019;
- [3]. Liu B, Qu G. VLSI supply chain security risks and mitigation techniques: A survey. Integr VLSI J. 2016;
- [4]. Brown RB, Bernhardt B, LaMacchia M, Abrokwah J, Parakh PN, Basso TD, et al. Overview of complementary GaAs technology for high-speed VLSI circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 1998.
- [5]. Kumar SBV, Rao P V., Sharath HA, Sachin BM, Ravi US, Monica B V. Review on VLSI design using optimization and self-adaptive particle swarm optimization. Journal of King Saud University Computer and Information Sciences. 2020.
- [6]. Kanika Kaur, Arti Noor, "CMOS Low energy mobile Library For digital design", international journal of VLSI layout & conversation structures (VLSICS) Vol.4, No.three, DOI : 10.5121/vlsic.2013.4305, PP. forty three-fifty one, June 2013
- [7]. Srinivas Devadas, Sharad Malik, "A Survey of Optimization techniques focused on Low electricity VLSI Circuits", thirty second ACM/IEEE layout Automation conference
- [8]. A. Punitha, M. Joseph, "Survey of memory, power and Temperature Optimization techniques in excessive stage Synthesis", global journal of recent tendencies in Engineering, Vol 2, No. 8, November 2009"
- [9]. Valeriu Beiu, José M. Quintana, and María J. avedillo, "vlsi implementations of threshold common sense-a comprehensive survey", ieee transactions on neural networks, vol. 14, no. 5, september 2003.
- [10]. Rupesh Maheshwari, Yogeshver Khandagre, Vipul Agrawal, "A survey of design technology for LowPower VLSI machine", volume No.1, trouble No.three, pg : 167-a hundred and seventy 01 July 2012

DOI: 10.48175/IJARSCT-9305B



859