

International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

Volume 2, Issue 3, May 2022

VLSI Design and Implementation of Multipliers for DSP Applications

Iqshan Ahamed A¹, Karthikeyan E², Naveen Baabu S³, Sundhar P⁴, Dr. S. C. Prasanna⁵

Students, Department of Electronics and Communication Engineering^{1,2,3,4} Professor, Department of Electronics and Communication Engineering⁵ SRM Valliammai Engineering College, Kattankulathur, India

Abstract: A multiplier is a critical building block found in processors, embedded systems, VLSI applications, application specific integrated circuits, and most DSP applications. Speed, area, and power are the three primary thrust characteristics in VLSI design. Low power and high speed is the desirable characteristic in many applications that can extend the battery's life expectancy and increase the frequency of operation. The goal of this project is to design, implement and analyse the performance of array multipliers, booth multipliers, Wallace tree multipliers, and modified booth multipliers. In this work multipliers with different bit widths are implemented on Spartan 3E FPGA and their performances are analysed. Among these architectures Wallace tree multiplier provides higher speed of operation and consumes lesser power.

Keywords: Wallace tree, Array, Booth algorithm, Spartan 3E FPGA, Xilinx ISE 14.7 Design Suite, Speed, delay, power

REFERENCES

- [1]. P.V. Rao, C Prasanna Raj, S. Ravi, "VLSI Design and Analysis of Multipliers for Low Power", Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing", 2009.PP-1354-1357.
- [2]. R.Bajaj, S. Chhabra, S. Veeramachaneni and M B Srinivas, "A Novel, Low-Power Array Multiplier Architecture", International Institute of Information Technology-Hyderabad, 2017.
- [3]. Sangeetha P, Aijaz ali khan, "Comparison of Braun multiplier and Wallace multiplier techniques in VLSI" in IEEE Access, 2019.
- [4]. Iffat Fatima, "Analysis of Multipliers in VLSI" Journal of Global Research in Computer Science, 2014.
- [5]. N. Honarmand, M.R.Javaheri, N.SedaghatiMokhtari and A. Afzali-Kusha "Power Efficient Sequential Multiplication Using Pre-computation" ISCAS 2006.
- [6]. Anandha Gunduru, Youngstown state university, "Analysis of Booth's Multiplier Algorithm vs Array Multiplier Algorithm and their FPGA Implementation" in 2019.
- [7]. https://www.researchgate.net/publication/2575879_Fast_Multiplication_Algorithms_And_Implementation
- [8]. Laxman S, Darshan Prabhu R, Mahesh S Shetty, Mrs. Manjula BM, Dr. Chirag Sharma "FPGA Implementation of Different Multiplier Architectures" ISSN 2250- 2459, Volume 2, Issue 6, June 2012)