

# Optimized Hybrid Flip-Flop with Conditional Boosting for Near-Threshold Voltage Applications

Mrs. Pabbala Priyanka<sup>1</sup>, Dr. Sanju<sup>2</sup>, Dr. M. Shashidhar<sup>3</sup>

Research Supervisor, Department of ECE<sup>1</sup>

Research Co Supervisor, Department of ECE<sup>2</sup>

NIILM University, Kaithal, Haryana, India<sup>1,2</sup>

Vaagdevi College of Engineering, Warangal, Telangana, India<sup>3</sup>

sasi47004@gmail.com

**Abstract:** *In addition to space and speed, the issue of power consumption is considered to be one of the challenges of modern VLSI design. The flip-flop forms part of digital systems. Four different flip-flop topologies in sub-threshold operation will be compared and contrasted, namely IP-DCO, MHLFF, CPSFF, and CPFF. Such topologies include conditional and pulse-triggered. Recently, it has become possible to apply applications with very low power consumption thanks to sub threshold technology. The advantage of this technology is that it makes the flip-flops consume less power. A subthreshold circuit consumes less power as compared to strong inversion circuit when the frequency is of the same frequency. Tanner uses the 18nm technology in cmos, design. The flip-flops are also tested at a power supply voltage of 1 V at various angles and the properties of the flip-flops such as average power, product of power delay, and power delay are measured.*

**Keywords:** Low-power, digital, design, efficiency, flip-flop, CMOS, energy-delay product, PVT variations