

International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 4, Issue 2, January 2024

Specific Design on Arithmetic Circuits with Low Power for VLSI Architectures

Irfan Khan Mansoori¹, Anuradha Pathak², Ashish Gupta³

Research Scholar, Department of Electronics & Communication¹ Assistant Professor, Department of Electronics & Communication^{2,3} Nagaji Institution of Technology and Management, Gwalior, India

Abstract: The low power analog and digital systems are the major for any robotic applications. Designing low power and high-speed digital systems is one of the major and essential needs in VLSI Systems. Adder is the main key block in the digital systems. The entire digital systems performance is based on this adder block, which decides the overall power consumption and speed of the circuit. Various early designed full adder cell circuits encountered with low speed and high-power consumption issues. Here novel 1-bit full adder is designed based on XOR and XNOR Cell structure which operates in full swing and also the no critical path. With the use of three proposed the sum and carry is obtained. The main objective of this proposed full adder is to bring minimum power consumption and delay. The novel proposed full adder provides less power consumption by 94.68%, 90.82%, 84.54%, 35.61% and 83.43% while comparing with other full compared adders. The simulations were obtained in DSCH and Microwind tool

Keywords: Full Adder design, XOR gate, XNOR gate, High speed, Robotics, Low power.

REFERENCES

[1]. KNehru, A Shanmugam and S Vadivel, "Design of 64 Bit Low Power Parallel Prefix VLSI Adder for High Speed Arithmetic Circuits", IEEE International conference on Computing, Communication and Applications (ICCCA), Dindugul, Tamilnadu. 2012. DOI: 10.1109/ICCCI.2018.8441497

[2]. HamedNaseri and SomayehTimarchi, "Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates", IEEE transactions on Very Large Scale Integration Systems, Volume. 26, No. 8, pp.no:1481-1493, August 2018.

[3]. Rajeev Kumar,SandeepGotam,Vikram Singh, "A new full-adder design using XNOR-XOR Circuit", 2017 International conference on emerging trends in Computing and Communication Technologies (ICETCCT),pp.no:1-5,2017. DOI:10.1109/ICETCCT.2017.8280320

[4]. MajidAminiValashani, Mehdi Ayat and SattarMirzakuchaki, "Design and analysis of a novel low- power and energy-efficient 18T hybrid full adder", Microelectronics Journal, pp.no:49–59, 2018.

[5]. Vadivel S and N S Nithya, "Design of 64-Bit Parallel Prefix VLSI Adder for High Speed Arithmetic Circuits", IEEE International Conference on Computing, Communication and Applications, ISSN: 2325- 6001, DOI: 10.1109/ICCCA.2012.6179204, Print ISBN: 978-1-4673-0270-8.

[6]. VisheshDokania, RichaVerma, ManishaGuduri and AminulIslam, "Design of 10T full adder cell for ultralowpower applications", AIN Shams Engineering Journal 9(2018), 2363-2372.

[7]. Kishore Sanapala and RamachandranSakthivel. "Ultra-low voltage GDI based hybrid full adder design for area and energy efficient computing systems", IET Circuits Devices Systems., 2019, Vol. 13 Issue. 4, pp. 465-470.

[8]. Pankaj Kumar and Rajender Kumar Sharma, "Low voltage high performance hybrid full adder", International Journal on Engineering Science and Technology, pp.no:559-565, 2016.

[9]. Hanho Lee and Gerald E. Sobelman, "New XOR/XNOR and full adder circuits for low voltage, low power applications", Microelectronics Journal, pp.no:509-517, 1998.

[10]. K. Murugan and S. Baulkani, "VLSI implementation of ultra-power optimized adiabatic logic based full adder cell", Microprocessors and Microsystems Journal, pp.no:15–20. 2019. DOI:doi.org/10.101/j.micpro.2019.07.001.

Copyright to IJARSCT www.ijarsct.co.in DOI: 10.48175/IJARSCT-15284



IJARSCT



International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 4, Issue 2, January 2024

[11]. E. Abu-Shama and M. Bayoumi, "A new cell for low-power adders," in Proceedings International Midwest Symposium Circuits Systems, 1995.

[12]. JyhMing Wang, Sung Chuan Fang and Wu ShiungFeng, "New Efficient Designs for XOR and XNOR Functions on the transistor level", IEEE Journal of solidState Circuits, Volume No. 29, Issue No. 7, pp.no:780-786, July 1994.

[13]. Anantha P. Chandrakasan and Robert W. Brodersen, "Low Power Digital CMOS Design", Springer Science+Business Media New York, DOI: 10.1007/978-1-4615-2325-3, 1995.

[14]. Sung-Mo Kang, Yusuf Leblebici and Chulwoo Kim, "CMOS digital integrated circuits: analysis and design", Tata McGraw-Hill, New Delhi. 2005.

[15]. Neil Westeand David Harris, "CMOS VLSI Design: A Circuits and Systems Perspective", Pearson Education, 2011

