IJARSCT



International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 4, Issue 2, January 2024

FPGA Implementation of DFT Processor using Vedic Multiplier

Devesh Savita¹, Ashish Gupta², Anuradha Pathak³

Research Scholar, Department of Electronics & Communication¹
Assistant Professor, Department of Electronics & Communication^{2,3}
Nagaji Institution of Technology and Management, Gwalior, India

Abstract: Many a times Mathematical computations are easier in frequency domain than time domain. Discrete Fourier transform (DFT) is a tool to convert signals from time domain to frequency domain which is widely used mainly in Digital Signal and ImageProcessing applications. Fast Fourier Transform (FFT) is a method to find DFT in time constraint applications which is affected by number of complex multiplier. In this paper 16-bit DFT using Vedic Multiplier, a high-speed multiplier is proposed with an objective to replace conventional complex multiplier and to decrease computation time. The proposed system is implemented in Virtex-4 FPGA and the results show that FFT using Urdhva Tiryakbhyam algorithm of Vedic multiplier is faster than other methods of DFT

Keywords: Vedic Multiplier; Discrete FourierTransform; Fast Fourier Transform; Computational time

REFERENCES

- [1] Bhoite, P. V. S. Shastry and M. Rashinkar, "A systolic architecture based GF (2m) multiplier using modified LSD first multiplication algorithm," IEEE Region 10 Conference TENCON, Macao, 2015, pp.1-6.
- [2] S. N. Gadakh and A. Khade, "Design and optimization of 16×16 Bit multiplier using Vedic mathematics," International Conference on Automatic Control and Dynamic Optimization Techniques, Pune, 2016, pp. 460-464.
- [3] Vedic Mathematics by Jagadguru Swami Sri Bharati Krsna Tirthaji Maharaja (1965), Motilal Banarsidass Publication.
- [4] A. R. Prakash and S. Kirubaveni, "Performance evaluation of FFT processor using conventional and Vedic algorithm," IEEE International Conference on Emerging Trends in Computing, Communication and Nanotechnology, Tirunelveli, 2013, pp. 89-94.
- [5] Oppenheim, Alan V.; Schafer, R. W.; and Buck, J. R. (1999). Discrete-time signal processing. Upper Saddle River, N.J.: Prentice Hall.
- [6] S. Meena and N. K. Prakash, "Runtime reconfiguration of wireless sensor node using FPGA," proceedings of fifth International Conference on Computing, Communications and Networking Technologies, Hefei, 2014, pp. 1-5.
- [7] Prabhu E., Mangalam, H., and Karthick, S., "Design of area and power efficient Radix-4 DIT FFT butterfly unit using floating point fused arithmetic", Journal of Central South University, vol. 23, pp. 1669- 1681, 2016.
- [8] S. Ramachandran and Pande, K. S., "Design, Implementation and Performance Analysis of an Integrated Vedic Multiplier Architecture", International Journal of Computational Engineering Research, vol. 2, pp. 697–703, 2012.
- [9] V. Kunchigi, L. Kulkarni and S. Kulkarni, "High speed and area efficient vedic multiplier," International conference on Devices, Circuits and Systems (ICDCS), Coimbatore, pp. 360- 364, 2012.
- [10] P. Gulati, H. Yadav and M. K. Taleja, "Implementation of an efficient multiplier using the vedic multiplication algorithm," International Conference on Computing, Communication and Automation (ICCCA), Noida, pp. 1440-1443, 2016.
- [11] Priyanka.D, Thilaka.M, "Electromagnetic analysis of rounded shape core and eight-sided polygon core for distribution transformer", International Innovative research journal of Engineering and Technology, vol 02, no 04, pp.22-25, 2017.

DOI: 10.48175/IJARSCT-15282



IJARSCT



International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Impact Factor: 7.53

Volume 4, Issue 2, January 2024

- [12] T. Padmapriya and V. Saminadan, "Improving Throughput for Downlink Multi user MIMO-LTE Advanced Networks using SINR approximation and Hierarchical CSI feedback", International Journal of Mobile Design Network and Innovation-Inderscience Publisher, ISSN: 1744-2850 vol. 6, no.1, pp. 14-23, May 2015.
- [13] S.V. Manikanthan and K.srividhya "An Android based secure access control using ARM and cloud computing", Pub Published in: Electronics and Communication Systems (ICECS), 2015 2nd InternationalConference on 26-27.
- [14] Rajesh, M., and J. M. Gnanasekar. "Path observation-based physical routing protocol for wireless ad hoc network " International Journal of Wireless and Mobile Computing 11 .3 (2016): 244-257.

DOI: 10.48175/IJARSCT-15282

