

# Karatsuba Multiplier by using Verilog

B. Hanumanthu<sup>1</sup>, D. Jugeesha<sup>2</sup>, M. Akhila<sup>3</sup>, S. Sruthi<sup>4</sup>, M. Bhuvan Reddy<sup>5</sup>

Associate Professor, Department of Electronics & Communication Engineering<sup>1</sup>

UG Students, Department of Electronics & Communication Engineering<sup>2,3,4,5</sup>

Christu Jyothi Institute of Technology and Science, Jangaon, Telangana, India

**Abstract:** The Karatsuba multiplier is a widely-used algorithm that aims to efficiently multiply large numbers. Traditional multiplication algorithms have a time complexity of  $O(n^2)$ , where  $n$  represents the number of digits in the input numbers. In contrast, the Karatsuba multiplier achieves a faster multiplication process by recursively splitting the numbers into smaller parts and performing intermediate multiplications using only three multiplications instead of four. This Modified architecture saves the 14.9% computation time and it consumes 45.5% less slices than existing Karatsuba multiplier. The proposed architecture has been simulated and synthesized by Xilinx vivado design suite for Spartan & Vertex device family. The new architecture is simple & easy. It emphasizes the significance of the Karatsuba multiplier in improving computational efficiency and highlights its implementation in different domains to accelerate large-scale multiplication tasks. Proposed hardware was implemented on different FPGA devices for various operand sizes, and performance parameters were determined. Comparing to state-of-the-art works, the proposed method resulted in a lower combinational delay and area-delay product indicating the efficiency of design. In this we use two 32 bit inputs and produced the 64 bit as the output. In Spartan3E FPGA device family, Modified Karatsuba Algorithm (MKA) is 26.5% faster than Karatsuba Algorithm (KA). It consumes 61.7% less slices than existing KA based Convolution.

**Keywords:** Crop recommendation, Humidity, Rainfall, pH, Machine Learning (ML), Random Forest (RF), Decision Tree (DT), Support Vector Machine (SVM), Logistic Regression (LR), and Naïve Bayes (NB), Data collection, Pre-processing, Feature extraction

## REFERENCES

- [1] A. Karatsuba and Y. Ofman, "Multiplication of many-digital numbers by automatic computers", in Doklady Akad. Nauk SSSR, vol. 145, no. 293-294, pp. 85, 1962.
- [2] Schönhage, A., & Strassen, V. "Schnelle Multiplikation großer Zahlen." Computing, 7(3-4):281-292, 1971.
- [3] Bodrato, M. "Toom-Cook Matrices for Univariate and Multivariate Polynomial Multiplication." Proceedings of the 2007 ACM/IEEE conference on Supercomputing, Article No. 22, August 2007.
- [4] T. Zhang and K.K. Parhi, "Systematic Design of Original and Modified Mastrovito Multipliers for General Irreducible Polynomials," IEEE Trans. Computers, vol. 50, no. 7, pp. 734-749, July 2001.
- [5] Kato, N., & Sakai, K. "A Fast Parallel Karatsuba Multiplier Using Small ROM." IEEE Transactions on Computers, 33(11):985-990, January 1984.
- [6] Mulders, M., & Storjohann, A. "Karatsuba-like algorithms for some matrix multiplication, convolution, and Euclidean division problems." Journal of Complexity, 19(3):429-462, December 2003.
- [7] Berlekamp, E. R., "Bit-Serial Reed-Solomon Encoder", IEEE Trans. Inform. Theory, Vol. IT-28, pp. 869-874, 1982.
- [8] Fürer, M "Faster Integer Multiplication." SIAM Journal on Computing, 39(3):979-1005, April 2007.
- [9] Harvey, D., van der Hoeven, J., & Lecerf, G. "Even faster integer multiplication." Proceedings of the 48th Annual IEEE Symposium on Foundations of Computer Science, 57-66, July 1964.
- [10] Brent, R. P., & Kung, H. T. "Fast Algorithms for Manipulating Formal Power Series." Journal of the ACM, 25(4):581-595, 1978.
- [11] Jebelean, T. "A New Approach to Multivariate Polynomial Multiplication." Journal of Symbolic Computation, 22(4):413-441, May 1996.

- [12] Blömer, J., & Günther, P. "Efficient computation of the coefficients of algebraic numbers." Computational Complexity, 8(4):291-329,1999.
- [13] Fiduccia, C. M., & Matula, D. W. "Systolic arrays for matrix product." Information Processing Letters, 14(2):72-76,November 1982.
- [14] Kozen, D., & Zaks, S. "Fast parallel matrix and polynomial operations." SIAM Journal on Computing, 12(4):664-674,1983.