

International Journal of Advanced Research in Science, Communication and Technology (IJARSCT)

International Open-Access, Double-Blind, Peer-Reviewed, Refereed, Multidisciplinary Online Journal

Volume 3, Issue 2, December 2023

## BIST (Built-In Self Test) Memory by Using VERILOG

B. Hanumanthu<sup>1</sup>, N. Sathvika<sup>2</sup>, A. Manikanta<sup>3</sup>, A. Praveen<sup>4</sup>, Ch. Abhiram<sup>5</sup>

Assistant Professor, Department of Electronics & Communication Engineering<sup>1</sup> UG Student, Department of Electronics & Communication Engineering<sup>2,3,4,5</sup> Christu Jyothi Institute of Technology & Science, Jangaon, Telangana, India

Abstract: Built-In Self-Test (BIST) is a technique that allows a set up to check itself for any error on its own. BIST is a screening mechanism that places the testing functions physically with the circuit applications where system reliability is predominant, and "failure is not an option." The decision to execute a critical mission must be made only if the complete system is running without any error. BIST structures generate pseudo random combinations and output results for an exclusive circuit under test are compared. BIST can be implemented on entire designs, design blocks or structures within design blocks. Memory is a complex architecture (fabrication wise) and used in a large number of applications. BIST is basically used to help in the testing of memory with the help of a few extra pins. In fact, while testing a memory using BIST, applying a simple clock signal along with a few pins helps test the entire memory IC. The proposed BIST enabled RAM is designed using Verilog

Keywords: Built-In Self Test

## REFERENCES

[1]P. H. Bardell, W. H. McAnney and J. Savir, Built-In Test for VLSI: Pseudorandom Techniques, New York: Wiley Interscience, 1987.Google Scholar.

[2] Kuo-Liang Cheng, Chia-Ming Hsueh, Jing-Reng Huang, Jen-ChiehYeh, Chih-Tsun Huang, and Cheng-Wen Wu, Automatic Generation of Memory Built-In Self -Test Cores for System on Chip. IEEE conference 2001; (1) 91-96.

[3] WonGi Hong, Jung-Dai Choi, Hoon Chang, A programmable memory BIST for Embedded Memory. International IEEE Conference on SOC Design 2008; 2, 195-198.

[4] Viswani D Agarwal and Michael L Bushnell, Essentials of Electronic Testing of Digital, Memory and Mixed Signal VLSI Circuits. 3rd ed. New York: Kluwer Academic Publishers; 2000.

[5] Kuen-Jong Lee, Tong-Yu Hsieh, Ching-Yao Chang, Yu-Ting Hong, and Wen-Cheng Huang, On-Chip SOC Test Platform design Based on IEEE1500 Standard. IEEE transactions on very large scale integration (FPGA) systems 2010; 18 (7), 1134-1139.

**[6]** Jamuna S, Dr. V K Agarwal, Implementation of BIST Structure using VHDL for VLSI Circuits. International Journal of Engineering and Technology 2011; 3(6), 5041-5048

