

Power Optimization Techniques in VLSI Circuits for Signal Processing Applications

G. R. Kumar¹ and Dr. Ram Mohan Singh Bhadoria²

Research Scholar, Department of Electronics and Communication Engineering¹

Associate Professor, Department of Electronics and Communication Engineering²

Sunrise University, Alwar, Rajasthan, India

Abstract: *With the ever-growing demand for portable and energy-efficient electronic devices, power optimization in Very Large Scale Integration (VLSI) circuits has become a critical aspect of modern semiconductor design. This paper explores various power optimization techniques specifically tailored for VLSI circuits employed in signal processing applications. The study focuses on achieving a balance between high-performance signal processing and minimizing power consumption, a paramount concern in battery-powered and energy-constrained applications*

Keywords: Clock Gating, Power Gating, Low-Power Architectures

REFERENCES

- [1]. Erdogan, AT & Arslan, T 2004, 'Low power FIR filter implementations based on coefficient ordering algorithm', IEEE Computer Society Annual Symposium on VLSI, pp. 226-228, DOI: 10.1109/isvlsi.2004.1339537.
- [2]. Erdogan, AT, Hasan, M & Arslan, T 2003, 'Algorithmic low power FIR cores', IEE Proceedings on Circuits, Devices and Systems, vol. 150, no. 3, pp. 155-160.
- [3]. Erdogan, AT, Zwysig, E & Arslan, T 2004, 'Architectural trade-offs in the design of low power FIR filtering cores', IEE Proc.-Circuits Devices Syst, vol. 151, no. 1, pp. 10-17.
- [4]. Fritz, C & Fam, AT 2016, 'Interlaced partition multiplier', IEEE Transactions on Computers, vol. 65, no. 8, pp. 2672-2677. 23. Gnanasekaran, M & Manikandan, M 2014, 'Low delay-high compact FIR filter using reduced wallace multiplier', Second International Conference on Current Trends in Engineering and Technology - ICCTET 2014, pp. 400-404, DOI: 10.1109/isvlsi.2004.1339537.
- [5]. Gupta, A, Malviya, U & Kapse, V 2012, 'Design of speed, energy and power efficient reversible logic based vedic ALU for digital processors', 2012 Nirma University International Conference on Engineering (NUiCONE), pp. 1-6, DOI: 10.1109/isvlsi.2004.1339537.
- [6]. Han, JH & Park, IC 2008, 'FIR filter synthesis considering multiple adder graphs for a coefficient', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 5, pp. 958-962.
- [7]. Hatai, I, Chakrabarti, I & Banerjee, S 2015, 'An efficient constant multiplier architecture based on vertical-horizontal binary common sub-expression elimination algorithm for reconfigurable fir filter synthesis', IEEE Transactions on Circuits and Systems I: Regular Papers, pp. 1-10, DOI: 10.1109/tcsi.2015.2388838.
- [8]. Howard, CD, DeBrunner, LS & DeBrunner, V 2007, 'Hybrid MCM implementation for FIR filters in FPGA devices', 2007 Conference Record of the Forty-First Asilomar Conference on Signals, Systems and Computers, pp. 1422-1425, DOI: 10.1109/acssc.2007.4487463.
- [9]. Hsiang-Feng Chi, Shawn, X, Gao, Sigfrid, D, Soli & Abeer Alwan 2003, 'Band limited feedback cancellation with a modified filtered-X LMS algorithm for hearing aids', Journal of Speech Communication, Elsevier, vol. 39, no. 2, pp. 147-161.
- [10]. Hsiao, MS 1999, 'Peak power estimation using genetic spot optimization for large VLSI circuits', Design, Automation and Test in Europe Conference and Exhibition, 1999, Proceedings (Cat. No. PR00078), pp. 1-5, DOI: 10.1109/date.1999.761115.

- [11]. James M Kates 1999, 'Feedback cancellation in hearing aids using constrained adaptation', Workshop on Applications of Signal Processing to Audio and Acoustics, New Pulfz, New York, pp. 231-234, DOI: 10.1109/aspaa.1999.810892.
- [12]. Jia Di, Yuan, JS & Demara, R 2003, 'High throughput power-aware FIR filter design based on fine-grain pipelining multipliers and adders', IEEE Computer Society Annual Symposium on VLSI, 2003, Proceedings, pp. 260-261, DOI: 10.1109/TCAD.2015.2504922.